pdf datasheet site - dataSheet39.com


CTS100ELT22 PDF Datasheet Search Results

No Part number Description ( Function ) Manufacturers PDF
3 CTS100ELT22
Dual CMOS/TTL to Differential PECL Translator

CTS100ELT22 Dual CMOS/TTL to Differential PECL Translator MSOP8, SOIC8 FEATURES  0.5ns Typical Propogation Delay  <100ps Typical Output to Output Skew  Flow Through Pinouts  Differential PECL Output  RoHS Compliant Pb Free Packages BLOCK DIAGRAM DESCRIPTION The CTS100ELT22 is a dual CMOS/TTL to differential PECL translator. Because PECL (Positive ECL) levels are used, only VCC and ground are required. The small outline packaging and the low skew, dual gate design of the CTS100ELT22 makes it ideal for applications that require the translation of a clock and a data signal. The CTS100ELT22 is a direct replacement for the ON Semi MC100ELT22, MC100LVELT22 and

CTS - CTS100ELT22 pdf datasheet
CTS
CTS100ELT22 datasheet pdf
2 CTS100ELT22DG
Dual CMOS/TTL to Differential PECL Translator

CTS100ELT22 Dual CMOS/TTL to Differential PECL Translator MSOP8, SOIC8 FEATURES  0.5ns Typical Propogation Delay  <100ps Typical Output to Output Skew  Flow Through Pinouts  Differential PECL Output  RoHS Compliant Pb Free Packages BLOCK DIAGRAM DESCRIPTION The CTS100ELT22 is a dual CMOS/TTL to differential PECL translator. Because PECL (Positive ECL) levels are used, only VCC and ground are required. The small outline packaging and the low skew, dual gate design of the CTS100ELT22 makes it ideal for applications that require the translation of a clock and a data signal. The CTS100ELT22 is a direct replacement for the ON Semi MC100ELT22, MC100LVELT22 and

CTS - CTS100ELT22DG pdf datasheet
CTS
CTS100ELT22DG datasheet pdf
1 CTS100ELT22TG
Dual CMOS/TTL to Differential PECL Translator

CTS100ELT22 Dual CMOS/TTL to Differential PECL Translator MSOP8, SOIC8 FEATURES  0.5ns Typical Propogation Delay  <100ps Typical Output to Output Skew  Flow Through Pinouts  Differential PECL Output  RoHS Compliant Pb Free Packages BLOCK DIAGRAM DESCRIPTION The CTS100ELT22 is a dual CMOS/TTL to differential PECL translator. Because PECL (Positive ECL) levels are used, only VCC and ground are required. The small outline packaging and the low skew, dual gate design of the CTS100ELT22 makes it ideal for applications that require the translation of a clock and a data signal. The CTS100ELT22 is a direct replacement for the ON Semi MC100ELT22, MC100LVELT22 and

CTS - CTS100ELT22TG pdf datasheet
CTS
CTS100ELT22TG datasheet pdf


Share Link

[1] 

DataSheet39.com offers a large amount of data sheet, You can free PDF files download. ( Quick and Easy design ).
The updated every day, always provide the best quality and speed.

Sitemap Link

Index : New  CTS  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z  Transistor


www.DataSheet39.com    |  2018    |  Privacy Policy  |  Contact Us