|
|
PDF A6986 Data sheet ( Hoja de datos )
| Número de pieza | A6986 | |
| Descripción | 2A synchronous step-down switching regulator | |
| Fabricantes | STMicroelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de A6986 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
A6986
38 V, 2 A synchronous step-down switching regulator with 30 µA
quiescent current
Datasheet - production data
HTSSOP16 (RTH = 40 °C/W)
Features
AECQ100 qualification
2 A DC output current
4 V to 38 V operating input voltage
Low consumption mode or low noise mode
30 µA IQ at light-load (LCM VOUT = 3.3 V)
8 µA IQ-SHTDWN
Adjustable fSW (250 kHz - 2 MHz)
Output voltage adjustable from 0.85 V to VIN
Embedded output voltage supervisor
Synchronization
Adjustable soft-start time
Internal current limiting
Overvoltage protection
Output voltage sequencing
Peak current mode architecture
RDSON HS = 180 m, RDSON LS = 150 m
Thermal shutdown
Description
The A6986 device is a step-down monolithic
switching regulator able to deliver up to 2 A DC.
The output voltage adjustability ranges from
0.85 V to VIN. The 100% duty cycle capability to
withstand the cold crank event and the wide input
voltage range make the A6986 device ideal for
battery powered automotive systems. The “Low
Consumption Mode” (LCM) is designed for
applications active during car parking, so it
maximizes the efficiency at the light-load with the
controlled output voltage ripple. The “Low Noise
Mode” (LNM) makes the switching frequency
constant and minimizes the output voltage ripple
overload current range, meeting the low noise
application specification like car audio. The output
voltage supervisor manages the reset phase for
any digital load (µC, FPGA). The RST open
collector output can also implement output
voltage sequencing during the power-up phase.
The synchronous rectification, designed for high
efficiency at the medium - heavy load, and the
high switching frequency capability makes the
size of the application compact. Pulse-by-pulse
current sensing on both power elements
implements effective constant current protection.
Applications
Designed for automotive systems
Battery powered applications
Car body applications (LCM)
Car audio and low noise applications (LNM)
November 2015
This is information on a product in full production.
DocID026211 Rev 6
1/67
www.st.com
1 page  
A6986
2
Pin settings
2.1 Pin connection
Figure 2. Pin connection (top view)
567
9&&
66,1+
6<1&+
)6:
0/)
&203
'(/$<
(;326('
3$'72
6*1'
9%,$6
9,1
/;
/;
3*1'
3*1'
6*1'
)%
Pin settings
2.2 Pin description
Table 1. Pin description
No. Pin
Description
The RST open collector output is driven low when the output voltage is out of regulation. The RST
1 RST is released after an adjustable time DELAY once the output voltage is over the active delay
threshold.
2
VCC
Connect a ceramic capacitor (≥ 470 nF) to filter internal voltage reference. This pin supplies the
embedded analog circuitry.
3
SS/INH
An open collector stage can disable the device clamping this pin to GND (INH mode). An internal
current generator (2 A typ.) charges the external capacitor to implement the soft-start.
4 SYNCH Master / slave synchronization
5
FSW
A pull up resistor (E24 series only) to VCC or pull down to GND selects the switching frequency.
Pinstrapping is active only before the soft-start phase to minimize the IC consumption.
A pull up resistor (E24 series only) to VCC or pull down to GND selects the low noise mode/low
6 MLF consumption mode and the active RST threshold. Pinstrapping is active only before the soft-start
phase to minimize the IC consumption.
7 COMP Output of the error amplifier. The designed compensation network is connected at this pin.
An external capacitor connected at this pin sets the time DELAY to assert the rising edge of the
8 DELAY RST o.c. after the output voltage is over the reset threshold. If this pin is left floating, RST is like
a power good.
9 FB Inverting input of the error amplifier
10 SGND Signal GND
11 PGND Power GND
DocID026211 Rev 6
5/67
67
5 Page 
A6986
Electrical characteristics
Symbol
Table 5. Electrical characteristics (continued)
Parameter
Test condition
Note Min. Typ. Max. Unit
Thermal shutdown
TSHDWN
THYS
Thermal shutdown
temperature
Thermal shutdown hysteresis
(2) 165
°C
(2) 30
1. Parameter tested in static condition during testing phase. Parameter value may change over dynamic application condition.
2. Not tested in production.
3. LCM enables SLEEP mode at light-load.
4. TJ = -40 °C.
5. Measured at fSW = 250 kHz.
All the population tested at TJ = -40 to 135 °C, VIN = 12 V unless otherwise specified.
Symbol
RVCC (E24 series)
Table 6. fSW selection
RGND (E24 series) fSW min.
0 NC 225
1.8 k
NC
3.3 k
NC
5.6 k
NC
10 k
NC
NC 0 450
18 k
NC
33 k
fSW 56 k
NC
NC
NC 1.8 k
NC
3.3 k
900
NC 5.6 k
NC 10 k
NC 18 k
NC
33 k
1575
NC
56 k
1800
1. Preferred codifications don't require any external resistor.
2. Not tested in production.
3. No synchronization as slave in LNM.
fSW typ.
250
285
330
380
435
500
575
660
755
870
1000
1150
1310
1500
1750
2000
fSW max.
275
550
1100
1925
2200
Note
(1)
(2)
(1)
(2)
(2)
(2), (3)
(3)
Unit
kHz
DocID026211 Rev 6
11/67
67
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet A6986.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| A6985F | synchronous step-down switching regulator | STMicroelectronics |
| A6986 | 2A synchronous step-down switching regulator | STMicroelectronics |
| A6986F | synchronous step-down switching regulator | STMicroelectronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |