A25L512A Series
512Kbit Low Voltage, Serial Flash Memory
With 100MHz Uniform 4KB Sectors
Document Title
512Kbit Low Voltage, Serial Flash Memory With 100MHz Uniform 4KB Sectors
Revision History
Rev. No.
0.0
0.1
1.0
1.1
1.2
1.3
1.4
History
Initial issue
Remove –U grade
Final version release
P6:Add small sector protect function
Add automotive grade (-AF)
Change 8-pin USON(2*3mm) package outline dimensions
Add “AEC-Q100 Grade 3 Certification” in FEATURES
Modify 8-pin USON(2*3mm) package outline dimensions
Issue Date
September 11, 2012
October 11, 2012
October 15, 2012
January 11, 2013
March 6, 2014
August 1, 2014
November 14, 2014
Remark
Preliminary
Final
(November, 2014, Version 1.4)
AMIC Technology Corp.
No Preview Available !

1 page



SPI MODES
These devices can be driven by a microcontroller with its SPI
peripheral running in either of the two following modes:
– CPOL=0, CPHA=0
– CPOL=1, CPHA=1
For these two modes, input data is latched in on the rising
edge of Serial Clock (C), and output data is available from the
A25L512A Series
falling edge of Serial Clock (C).
The difference between the two modes, as shown in Figure 2,
is the clock polarity when the bus master is in Stand-by mode
and not transferring data:
– C remains at 0 for (CPOL=0, CPHA=0)Æ Mode 0
– C remains at 1 for (CPOL=1, CPHA=1)Æ Mode 3
Figure 1. Bus Master and Memory Devices on the SPI Bus
SPI Interface with
(CPOL, CPHA)
= (0, 0) or (1, 1)
SDO
SDI
SCK
Bus Master
(ST6, ST7, ST9,
ST10, Other)
CS3 CS2 CS1
C DO DIO
SPI Memory
Device
S W HOLD
C DO DIO
SPI Memory
Device
S W HOLD
C DO DIO
SPI Memory
Device
S W HOLD
Note: The Write Protect ( W ) and Hold ( HOLD ) signals should be driven, High or Low as appropriate.
Figure 2. SPI Modes Supported
CPOL CPHA
Mode 0 0
0C
Mode 3 1
1C
DIO
DO
MSB
MSB
(November, 2014, Version 1.4)
4 AMIC Technology Corp.

5 Page