|
|
PDF ALC883 Data sheet ( Hoja de datos )
| Número de pieza | ALC883 | |
| Descripción | 7.1+2 CHANNEL HIGH DEFINITION AUDIO CODEC | |
| Fabricantes | Realtek Microelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ALC883 (archivo pdf) en la parte inferior de esta página. Total 70 Páginas | ||
|
No Preview Available !
ALC883 Series
7.1+2 CHANNEL HIGH DEFINITION AUDIO CODEC
DATASHEET
Rev. 0.5
15 April 2005
1 page  
ALC883 Series
Datasheet
8.15. VERB – GET POWER STATE (VERB ID=F05H)................................................................................42
8.16. VERB – SET POWER STATE (VERB ID=705H).................................................................................43
8.17. VERB – GET CONVERTER STREAM, CHANNEL (VERB ID=F06H) ...................................................43
8.18. VERB – SET CONVERTER STREAM, CHANNEL (VERB ID=706H)....................................................44
8.19. VERB – GET PIN WIDGET CONTROL (VERB ID=F07H) ..................................................................45
8.20. VERB – SET PIN WIDGET CONTROL (VERB ID=707H) ...................................................................46
8.21. VERB – GET UNSOLICITED RESPONSE CONTROL (VERB ID=F08H) ...............................................47
8.22. VERB – SET UNSOLICITED RESPONSE CONTROL (VERB ID=708H) ................................................47
8.23. VERB – GET PIN SENSE (VERB ID=F09H)......................................................................................48
8.24. VERB – EXECUTE PIN SENSE (VERB ID=709H)..............................................................................48
8.25. VERB – GET CONFIGURATION DEFAULT (VERB ID=F1CH) ...........................................................49
8.26. VERB – SET CONFIGURATION DEFAULT BYTES 0, 1, 2, 3 (VERB ID=71CH/71DH/71EH/71FH FOR
BYTES 0, 1, 2, 3) ............................................................................................................................49
8.27. VERB – GET BEEP GENERATOR (VERB ID=F0AH).......................................................................50
8.28. VERB – SET BEEP GENERATOR (VERB ID=70AH)........................................................................50
8.29. VERB – GET GPIO DATA (VERB ID= F15H)..................................................................................51
8.30. VERB – SET GPIO DATA (VERB ID= 715H) ..................................................................................51
8.31. VERB – GET GPIO ENABLE MASK (VERB ID=F16H) ....................................................................52
8.32. VERB – SET GPIO ENABLE MASK (VERB ID=716H) .....................................................................52
8.33. VERB – GET GPIO DIRECTION (VERB ID=F17H) ..........................................................................53
8.34. VERB – SET GPIO DIRECTION (VERB ID=717H) ...........................................................................53
8.35. VERB – GET GPIO UNSOLICITED RESPONSE ENABLE MASK (VERB ID=F19H) ...........................54
8.36. VERB – SET GPIO UNSOLICITED RESPONSE ENABLE MASK (VERB ID=719H) ............................54
8.37. VERB – FUNCTION RESET (VERB ID=7FFH) ..................................................................................55
8.38. VERB – GET DIGITAL CONVERTER CONTROL 1 & CONTROL 2 (VERB ID= F0DH, F0EH) .............55
8.39. VERB – SET DIGITAL CONVERTER CONTROL 1 & CONTROL 2 (VERB ID=70DH, 70EH) ...............56
9. Electrical Characteristics ......................................................................................... 58
9.1. DC CHARACTERISTICS ...................................................................................................................58
9.1.1. Absolute Maximum Ratings ..................................................................................................................................58
9.1.2. Threshold Voltage .................................................................................................................................................58
9.1.3. Digital Filter Characteristics ...............................................................................................................................59
9.1.4. S/PDIF Input/Output Characteristics...................................................................................................................59
9.2. AC CHARACTERISTIC.....................................................................................................................60
9.2.1. Link Reset and Initialization Timing.....................................................................................................................60
9.2.2. Link Timing Parameters at the Codec ..................................................................................................................61
7.1+2 Channel High Definition Audio Codec
v
Rev. 0.5
5 Page 
ALC883 Series
Datasheet
1. General Description
The ALC883* series 7.1+2 Channel High Definition Audio (HDA) codecs compliant with Microsoft’s
UAA (Universal Audio Architecture). The ALC883 series provide 10 channels of DAC that
simultaneously support 7.1 sound playback, plus 2 channels of independent stereo sound output (multiple
streaming) through the front panel stereo output. Flexible mixing, mute, and fine gain control functions
provide a complete integrated audio solution for home entertainment PCs.
The ALC883 also integrate two stereo ADCs that can support a stereo microphone with Acoustic Echo
Cancellation (AEC), Beam Forming (BF), and Noise Suppression (NS) technology simultaneously.
All analog IO are input and output capable, and headphone amplifiers are also integrated at each analog
output. All analog IOs can be re-tasked according to user’s definitions, or automatically switched
depending on the connected device type.
The ALC883 supports 16/20/24 S/PDIF input and output to offer easy connection of PCs to high quality
consumer electronic products such as digital decoders and speakers.
The ALC883 series supports host/soft audio from the Intel ICH series chipset, and also from any other
HDA compatible audio controller. With EAX/Direct Sound 3D/I3DL2/A3D compatibility, and excellent
software utilities like Karaoke mode, environment emulation, software equalizer, HRTF 3D positional
audio, and optional Dolby® Digital Live and DTS® Connect program, the ALC883 series provides an
excellent entertainment package and game experience for PC users.
*Note: The ALC883 series covers all products listed in section 12 Ordering Information, page 67.
7.1+2 Channel High Definition Audio Codec
1
Rev. 0.5
11 Page | ||
| Páginas | Total 70 Páginas | |
| PDF Descargar | [ Datasheet ALC883.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ALC880 | 7.1 Channel HD Audio Codec | Realtek Microelectronics |
| ALC882 | 7.1 + 2 Channel HD Audio Codec | Realtek Microelectronics |
| ALC883 | 7.1+2 CHANNEL HIGH DEFINITION AUDIO CODEC | Realtek Microelectronics |
| ALC883-GR | 7.1 + 2 Channel HD Audio Codec | Realtek Microelectronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |