DataSheet39.com

What is AD9361?

This electronic component, produced by the manufacturer "Analog Devices", performs the same function as "RF Agile Transceiver".


AD9361 Datasheet PDF - Analog Devices

Part Number AD9361
Description RF Agile Transceiver
Manufacturers Analog Devices 
Logo Analog Devices Logo 


There is a preview and AD9361 download ( pdf file ) link at the bottom of this page.





Total 30 Pages



Preview 1 page

No Preview Available ! AD9361 datasheet, circuit

Data Sheet
FEATURES
RF 2 × 2 transceiver with integrated 12-bit DACs and ADCs
Band: 70 MHz to 6.0 GHz
Supports TDD and FDD operation
Tunable channel bandwidth: <200 kHz to 56 MHz
Dual receivers: 6 differential or 12 single-ended inputs
Superior receiver sensitivity with a noise figure of 2 dB at
800 MHz local oscillator (LO)
RX gain control
Real-time monitor and control signals for manual gain
Independent automatic gain control
Dual transmitters: 4 differential outputs
Highly linear broadband transmitter
TX EVM: ≤−40 dB
TX noise: ≤−157 dBm/Hz noise floor
TX monitor: ≥66 dB dynamic range with 1 dB accuracy
Integrated fractional-N synthesizers
2.4 Hz maximum LO step size
Multichip synchronization
CMOS/LVDS digital interface
APPLICATIONS
Point to point communication systems
Femtocell/picocell/microcell base stations
General-purpose radio systems
GENERAL DESCRIPTION
The AD9361 is a high performance, highly integrated radio
frequency (RF) Agile Transceiver™ designed for use in 3G and 4G
base station applications. Its programmability and wideband
capability make it ideal for a broad range of transceiver applications.
The device combines a RF front end with a flexible mixed-signal
baseband section and integrated frequency synthesizers,
simplifying design-in by providing a configurable digital interface
to a processor. The AD9361 operates in the 70 MHz to 6.0 GHz
range, covering most licensed and unlicensed bands. Channel
bandwidths from less than 200 kHz to 56 MHz are supported.
The two independent direct conversion receivers have state-of-the-
art noise figure and linearity. Each receive (RX) subsystem includes
independent automatic gain control (AGC), dc offset correction,
quadrature correction, and digital filtering, thereby eliminating
the need for these functions in the digital baseband. The AD9361
also has flexible manual gain modes that can be externally
controlled. Two high dynamic range ADCs per channel digitize
the received I and Q signals and pass them through configurable
decimation filters and 128-tap finite impulse response (FIR) filters
to produce a 12-bit output signal at the appropriate sample rate.
Rev. D
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
RF Agile Transceiver
AD9361
FUNCTIONAL BLOCK DIAGRAM
RX1B_P,
RX1B_N
RX1A_P,
RX1A_N
RX1C_P,
RX1C_N
RX2B_P,
RX2B_N
RX2A_P,
RX2A_N
RX2C_P,
RX2C_N
TX_MON1
TX1A_P,
TX1A_N
TX1B_P,
TX1B_N
TX_MON2
TX2A_P,
TX2A_N
TX2B_P,
TX2B_N
SPI
CTRL
AD9361
ADC
RX LO
TX LO
ADC
DAC
CTRL
DAC
GPO
PLLs
P0_[D11:D0]/
TX_[D5:D0]
P1_[D11:D0]/
RX_[D5:D0]
RADIO
SWITCHING
CLK_OUT
AUXADC AUXDACx XTALP XTALN
NOTES
1. SPI, CTRL, P0_[D11:D0]/TX_[D5:D0], P1_[D11:D0]/RX_[D5:D0],
AND RADIO SWITCHING CONTAIN MULTIPLE PINS.
Figure 1.
The transmitters use a direct conversion architecture that
achieves high modulation accuracy with ultralow noise. This
transmitter design produces a best in class TX EVM of <−40 dB,
allowing significant system margin for the external PA selection.
The on-board transmit (TX) power monitor can be used as a
power detector, enabling highly accurate TX power measurements.
The fully integrated phase-locked loops (PLLs) provide low
power fractional-N frequency synthesis for all receive and
transmit channels. Channel isolation, demanded by frequency
division duplex (FDD) systems, is integrated into the design.
All VCO and loop filter components are integrated.
The core of the AD9361 can be powered directly from a 1.3 V
regulator. The IC is controlled via a standard 4-wire serial port
and four real-time I/O control pins. Comprehensive power-down
modes are included to minimize power consumption during
normal use. The AD9361 is packaged in a 10 mm × 10 mm,
144-ball chip scale package ball grid array (CSP_BGA).
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
©2013 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
Free Datasheet http://www.datasheet4u.com/

line_dark_gray
AD9361 equivalent
Data Sheet
AD9361
Parameter1
TX MONITOR INPUTS (TX_MON1,
TX_MON2)
Maximum Input Level
Dynamic Range
Accuracy
LO SYNTHESIZER
LO Frequency Step
Integrated Phase Noise
800 MHz
2.4 GHz
5.5 GHz
REFERENCE CLOCK (REF_CLK)
Input
Frequency Range
Signal Level
AUXILIARY CONVERTERS
ADC
Resolution
Input Voltage
Minimum
Maximum
DAC
Resolution
Output Voltage
Minimum
Maximum
Output Current
DIGITAL SPECIFICATIONS (CMOS)
Logic Inputs
Input Voltage
High
Low
Input Current
High
Low
Logic Outputs
Output Voltage
High
Low
DIGITAL SPECIFICATIONS (LVDS)
Logic Inputs
Input Voltage Range
Input Differential Voltage
Threshold
Receiver Differential Input
Impedance
Symbol Min
Typ
4
66
1
2.4
0.13
0.37
0.59
Max
Unit
dBm
dB
dB
Hz
° rms
° rms
° rms
19 50
10 80
1.3
12
0.05
VDDA1P3_BB − 0.05
10
0.5
VDD_GPO − 0.3
10
MHz
MHz
V p-p
Bits
V
V
Bits
V
V
mA
VDD_INTERFACE × 0.8
0
−10
−10
VDD_INTERFACE
V
VDD_INTERFACE × 0.2 V
+10 μA
+10 μA
VDD_INTERFACE × 0.8
V
VDD_INTERFACE × 0.2 V
825 1575
−100
+100
100
mV
mV
Ω
Rev. D | Page 5 of 36
Test Conditions/
Comments
2.4 GHz, 40 MHz
reference clock
100 Hz to 100 MHz,
30.72 MHz reference clock
(doubled internally for RF
synthesizer)
100 Hz to 100 MHz,
40 MHz reference clock
100 Hz to 100 MHz,
40 MHz reference clock
(doubled internally for RF
synthesizer)
REF_CLK is either the input
to the XTALP/XTALN pins
or a line directly to the
XTALN pin
Crystal input
External oscillator
AC-coupled external
oscillator
Each differential input in
the pair
Free Datasheet http://www.datasheet4u.com/


line_dark_gray

Preview 5 Page


Part Details

On this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for AD9361 electronic component.


Information Total 30 Pages
Link URL [ Copy URL to Clipboard ]
Product Image
and Detail view

AD9361 datasheet


1. Agile Transceiver ( PDF )

[ Learn More ]




Download [ AD9361.PDF Datasheet ]

Share Link :

Electronic Components Distributor


An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists.


SparkFun Electronics Allied Electronics DigiKey Electronics Arrow Electronics
Mouser Electronics Adafruit Newark Chip One Stop


Featured Datasheets

Part NumberDescriptionMFRS
AD9361The function is RF Agile Transceiver. Analog DevicesAnalog Devices
AD9363The function is RF Agile Transceiver. Analog DevicesAnalog Devices
AD9364The function is RF Agile Transceiver. Analog DevicesAnalog Devices

Semiconductors commonly used in industry:

1N4148   |   BAW56   |   1N5400   |   NE555   |  

LM324   |   BC327   |   IRF840  |   2N3904   |  



Quick jump to:

AD93     1N4     2N2     2SA     2SC     74H     BC     HCF     IRF     KA    

LA     LM     MC     NE     ST     STK     TDA     TL     UA    



Privacy Policy   |    Contact Us     |    New    |    Search