|
|
PDF FM24V02 Data sheet ( Hoja de datos )
| Número de pieza | FM24V02 | |
| Descripción | 3V F-RAM Memory | |
| Fabricantes | Ramtron | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de FM24V02 (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
www.DataSheet.co.kr
Pre-Production
FM24V02
256Kb Serial 3V F-RAM Memory
Features
256K bit Ferroelectric Nonvolatile RAM
• Organized as 32,768 x 8 bits
• High Endurance 100 Trillion (1014) Read/Writes
• 10 year Data Retention
• NoDelay™ Writes
• Advanced High-Reliability Ferroelectric Process
Fast Two-wire Serial Interface
• Up to 3.4 MHz maximum bus frequency
• Direct hardware replacement for EEPROM
• Supports legacy timing for 100 kHz & 400 kHz
Device ID and Serial Number
• Device ID reads out Manufacturer ID & Part ID
• Unique Serial Number (FM24VN02)
Low Voltage, Low Power Operation
• Low Voltage Operation 2.0V – 3.6V
• Active Current < 150 µA (typ. @ 100KHz)
• 90 µA Standby Current (typ.)
• 5 µA Sleep Mode Current (typ.)
Industry Standard Configuration
• Industrial Temperature -40° C to +85° C
• 8-pin “Green”/RoHS SOIC Package
Description
The FM24V02 is a 256Kbit nonvolatile memory
employing an advanced ferroelectric process. A
ferroelectric random access memory or F-RAM is
nonvolatile and performs reads and writes like a
RAM. It provides reliable data retention for 10 years
while eliminating the complexities, overhead, and
system level reliability problems caused by
EEPROM and other nonvolatile memories.
The FM24V02 performs write operations at bus
speed. No write delays are incurred. The next bus
cycle may commence immediately without the need
for data polling. In addition, the product offers write
endurance orders of magnitude higher than
EEPROM. Also, F-RAM exhibits much lower power
during writes than EEPROM since write operations
do not require an internally elevated power supply
voltage for write circuits.
These capabilities make the FM24V02 ideal for
nonvolatile memory applications requiring frequent
or rapid writes. Examples range from data collection
where the number of write cycles may be critical, to
demanding industrial controls where the long write
time of EEPROM can cause data loss. The
combination of features allows more frequent data
writing with less overhead for the system.
The FM24V02 provides substantial benefits to users
of serial EEPROM, yet these benefits are available in
a hardware drop-in replacement. The devices are
available in industry standard 8-pin SOIC package
using a familiar two-wire (I2C) protocol. The
FM24VN02 is offered with a unique serial number
that is read-only and can be used to identify a board
or system. Both devices incorporate a read-only
Device ID that allows the host to determine the
manufacturer, product density, and product revision.
The devices are guaranteed over an industrial
temperature range of -40°C to +85°C.
Pin Configuration
A0
A1
A2
VSS
1
2
3
4
8 VDD
7 WP
6 SCL
5 SDA
Pin Name
A0-A2
SDA
SCL
WP
VDD
VSS
Function
Device Select Address
Serial Data/address
Serial Clock
Write Protect
Supply Voltage
Ground
This is a product in the pre-production phase of development. Device
characterization is complete and Ramtron does not expect to change the
specifications. Ramtron will issue a Product Change Notice if any
specification changes are made.
Rev. 2.0
May 2010
Ramtron International Corporation
1850 Ramtron Drive, Colorado Springs, CO 80921
(800) 545-FRAM, (719) 481-7000
http://www.ramtron.com
Page 1 of 16
Datasheet pdf - http://www.DataSheet4U.net/
1 page  
www.DataSheet.co.kr
Slave ID
Device Select
1 0 1 0 A2 A1 A0 R/W
765 4 3 2 1
0
Figure 4. Slave Address
Addressing Overview
After the FM24V02 (as receiver) acknowledges the
slave address, the master can place the memory
address on the bus for a write operation. The address
requires two bytes. The complete 15-bit address is
latched internally. Each access causes the latched
address value to be incremented automatically. The
current address is the value that is held in the latch --
either a newly written value or the address following
the last access. The current address will be held for as
long as power remains or until a new value is written.
Reads always use the current address. A random read
address can be loaded by beginning a write operation
as explained below.
After transmission of each data byte, just prior to the
acknowledge, the FM24V02 increments the internal
address latch. This allows the next sequential byte to
be accessed with no additional addressing. After the
last address (7FFFh) is reached, the address latch will
roll over to 0000h. There is no limit to the number of
bytes that can be accessed with a single read or write
operation.
Data Transfer
After the address information has been transmitted,
data transfer between the bus master and the
FM24V02 can begin. For a read operation the
FM24V02 will place 8 data bits on the bus then wait
for an acknowledge from the master. If the
acknowledge occurs, the FM24V02 will transfer the
next sequential byte. If the acknowledge is not sent,
the FM24V02 will end the read operation. For a write
operation, the FM24V02 will accept 8 data bits from
the master then send an acknowledge. All data
transfer occurs MSB (most significant bit) first.
FM24V02 - 256Kb I2C FRAM
Memory Operation
The FM24V02 is designed to operate in a manner
very similar to other 2-wire interface memory
products. The major differences result from the
higher performance write capability of F-RAM
technology. These improvements result in some
differences between the FM24V02 and a similar
configuration EEPROM during writes. The complete
operation for both writes and reads is explained
below.
Write Operation
All writes begin with a slave address, then a memory
address. The bus master indicates a write operation
by setting the LSB of the slave address (R/W bit) to a
‘0’. After addressing, the bus master sends each byte
of data to the memory and the memory generates an
acknowledge condition. Any number of sequential
bytes may be written. If the end of the address range
is reached internally, the address counter will wrap
from 7FFFh to 0000h.
Unlike other nonvolatile memory technologies, there
is no effective write delay with F-RAM. Since the
read and write access times of the underlying
memory are the same, the user experiences no delay
through the bus. The entire memory cycle occurs in
less time than a single bus clock. Therefore, any
operation including read or write can occur
immediately following a write. Acknowledge polling,
a technique used with EEPROMs to determine if a
write is complete is unnecessary and will always
return a ready condition.
Internally, an actual memory write occurs after the 8th
data bit is transferred. It will be complete before the
acknowledge is sent. Therefore, if the user desires to
abort a write without altering the memory contents,
this should be done using start or stop condition prior
to the 8th data bit. The FM24V02 uses no page
buffering.
The memory array can be write-protected using the
WP pin. This feature is available only on FM24V02
and FM24VN02 devices. Setting the WP pin to a
high condition (VDD) will write-protect all addresses.
The FM24V02 will not acknowledge data bytes that
are written to protected addresses. In addition, the
address counter will not increment if writes are
attempted to these addresses. Setting WP to a low
state (VSS) will deactivate this feature. WP is pulled
down internally.
Figures 5 and 6 below illustrate a single-byte and
multiple-byte write cycles.
Rev. 2.0
May 2010
Page 5 of 16
Datasheet pdf - http://www.DataSheet4U.net/
5 Page 
www.DataSheet.co.kr
0x57, 0x50, 0x59, 0x5E, 0x4B, 0x4C, 0x45, 0x42,
0x6F, 0x68, 0x61, 0x66, 0x73, 0x74, 0x7D, 0x7A,
0x89, 0x8E, 0x87, 0x80, 0x95, 0x92, 0x9B, 0x9C,
0xB1, 0xB6, 0xBF, 0xB8, 0xAD, 0xAA, 0xA3, 0xA4,
0xF9, 0xFE, 0xF7, 0xF0, 0xE5, 0xE2, 0xEB, 0xEC,
0xC1, 0xC6, 0xCF, 0xC8, 0xDD, 0xDA, 0xD3, 0xD4,
0x69, 0x6E, 0x67, 0x60, 0x75, 0x72, 0x7B, 0x7C,
0x51, 0x56, 0x5F, 0x58, 0x4D, 0x4A, 0x43, 0x44,
0x19, 0x1E, 0x17, 0x10, 0x05, 0x02, 0x0B, 0x0C,
0x21, 0x26, 0x2F, 0x28, 0x3D, 0x3A, 0x33, 0x34,
0x4E, 0x49, 0x40, 0x47, 0x52, 0x55, 0x5C, 0x5B,
0x76, 0x71, 0x78, 0x7F, 0x6A, 0x6D, 0x64, 0x63,
0x3E, 0x39, 0x30, 0x37, 0x22, 0x25, 0x2C, 0x2B,
0x06, 0x01, 0x08, 0x0F, 0x1A, 0x1D, 0x14, 0x13,
0xAE, 0xA9, 0xA0, 0xA7, 0xB2, 0xB5, 0xBC, 0xBB,
0x96, 0x91, 0x98, 0x9F, 0x8A, 0x8D, 0x84, 0x83,
0xDE, 0xD9, 0xD0, 0xD7, 0xC2, 0xC5, 0xCC, 0xCB,
0xE6, 0xE1, 0xE8, 0xEF, 0xFA, 0xFD, 0xF4, 0xF3
};
BYTE crc = 0;
while( nBytes-- ) crc = crctable[crc ^ *pData++];
return crc;
}
FM24V02 - 256Kb I2C FRAM
Rev. 2.0
May 2010
Page 11 of 16
Datasheet pdf - http://www.DataSheet4U.net/
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet FM24V02.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| FM24V01 | 3V F-RAM Memory | Ramtron |
| FM24V01A | 128-Kbit (16K x 8) Serial (I2C) F-RAM |  Cypress Semiconductor |
| FM24V02 | 3V F-RAM Memory | Ramtron |
| FM24V02A | 256-Kbit (32K x 8) Serial (I2C) F-RAM | Cypress Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |