www.DataSheet.co.kr
PRELIMINARY DATA SHEET
MOS INTEGRATED CIRCUIT
PD720200
USB 3.0 HOST CONTROLLER
The PD720200 is the Universal Serial Bus 3.0 host controller, which complies with Universal Serial Bus 3.0
Specification, and Intel’s eXtensible Host Controller Interface (xHCI).
The PD720200 has PCI Express® bus interface, and it is applicable for PCI Express solution for host PC system.
The PD720200 works up to 5 Gbps for data transfer when connecting to USB 3.0 compliant peripherals, while
maintaining compatibility with existing USB peripheral devices.
Detailed function descriptions are provided in the following user’s manual. Be sure to read the manual before designing.
PD720200 User’s Manual : TBD
FEATURES
Compliant with Universal Serial Bus 3.0 specification
Revision 1.0, which is released by USB
Implementers Forum, Inc
- Supports the following speed data rate as
follows;
Low-speed (1.5 Mbps) / Full-speed (12 Mbps) /
High-speed (480 Mbps) / Super-speed (5 Gbps)
- Supports 2 downstream ports for all speeds
- Supports all USB compliant data transfer type as
follows; Control / Bulk / Interrupt / Isochronous
transfer
Compliant with Intel’s eXtensible Host Controller
Interface (xHCI) Specification revision 0.95
Support USB legacy function
Compliant with PCI Express® Base Specification 2.0
Supports ExpressCardTM Standard Release1.0
Supports PCI Express® Card Electromechanical
Specification Revision 2.0
Supports PCI Bus Power Management Interface
Specification revision 1.2
Operational registers are direct-mapped to PCI
memory space
Supports Serial Peripheral Interface (SPI) type ROM
System clock: 24 MHz crystal or 48MHz external
clock.
3.3 V and 1.05 V power supply
ORDERING INFORMATION
Part Number
PD720200F1-DAK-A
Package
176-pin plastic FBGA (10 10)
Remark
Lead-free product
No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC
Electronics Corporation. The information in this document is subject to change without notice. Before using this document,
please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an
NEC Electronics sales representative for availability and additional information.
Document No. ISG-YD1-000127-05
Date Published April , 2009 CP (N)
2009
Datasheet pdf - http://www.DataSheet4U.net/
www.DataSheet.co.kr
PD720200
System clock
Pin Name
XT1
Ball No.
N14
XT2 M14
CSEL
P6
Direction Buffer Type Active Level
Function
I OSC
- Oscillator in
During 24 MHz crystal mode, connect to 24 MHz crystal.
In using external 48 MHz clock, this pin must be clamped
to low.
I/O OSC
- Oscillator out or external clock input
During 24 MHz crystal mode, connect to 24 MHz crystal.
In using external 48 MHz clock, this pin is used for
external 48 MHz clock input signal..
I 3.3V Input
- Clock select signal
0: 24 MHz crystal mode
1: 48 MHz external clock input
System Interface signal
Pin Name
PONRSTB
Ball No.
P5
SMIB
H1
Direction Buffer Type Active Level
Function
I 3.3V
Schmitt
Input
O 3.3V
Output
(6mA)
Low Power on reset signal. When supporting wakeup from
D3cold, this signal should be pulled high with system
auxiliary power supply.
Low System management Interrupt signal “SMI#”.
Preliminary Data Sheet
5
Datasheet pdf - http://www.DataSheet4U.net/