DataSheet.es    


PDF CY29973 Data sheet ( Hoja de datos )

Número de pieza CY29973
Descripción 3.3V 125-MHz Multi-Output Zero Delay Buffer
Fabricantes Cypress Semiconductor 
Logotipo Cypress Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de CY29973 (archivo pdf) en la parte inferior de esta página.


Total 9 Páginas

No Preview Available ! CY29973 Hoja de datos, Descripción, Manual

CY29973
3.3V 125-MHz Multi-Output Zero Delay Buffer
Features
Output Frequency up to 125 MHz
12 Clock Outputs: Frequency Configurable
350 ps max. Output to Output Skew
Configurable Output Disable
Two Reference Clock Inputs for Dynamic Toggling
Oscillator or PECL Reference Input
Table 1. Frequency Table[1]
VC0_SEL
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
FB_SEL2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
Spread Spectrum Compatible
Glitch-free Output Clocks Transitioning
3.3V Power Supply
Pin Compatible with MPC973
Industrial Temperature Range: - 40°C to +85°C
52-Pin TQFP Package
FB_SEL1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
FB_SEL0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
FVC0
8x
12x
16x
20x
16x
24x
32x
40x
4x
6x
8x
10x
8x
12x
16x
20x
Note
1. x = the reference input frequency, 200 MHz < FVCO < 480 MHz.
Cypress Semiconductor Corporation • 198 Champion Court
wwwD.DocautamSheenett4#U: .3n8et-07291 Rev. *C
• San Jose, CA 95134-1709 • 408-943-2600
Revised September 09, 2008
[+] Feedback

1 page




CY29973 pdf
CY29973
SYNC Output
In situations were output frequency relationships are not integer multiples of each other the SYNC output provides a signal for system
synchronization. The CY29973 monitors the relationship between the QA and the QC output clocks. It provides a low going pulse,
one period in duration, one period prior to the coincident rising edges of the QA and QC outputs. The duration and the placement of
the pulse depend on the higher of the QA and QC output frequencies. The following timing diagram illustrates various waveforms for
the SYNC output. Note that the SYNC output is defined for all possible combinations of the QA and QC outputs even though under
some relationships the lower frequency clock could be used as a synchronizing signal.
Figure 1. SYNC Output for Different Input and Out Ratio
VCO
1:1 Mode
QA
QC
SYNC
2:1 Mode
QA
QC
SYNC
QC
QA
SYNC
3:1 Mode
QA
QC
SYNC
QC
QA
SYNC
QA
QC
SYNC
QA
QC
3:2 Mode
4:1 Mode
4:3 Mode
6:1 Mode
SYNC
Document #: 38-07291 Rev. *C
Page 5 of 9
[+] Feedback

5 Page










PáginasTotal 9 Páginas
PDF Descargar[ Datasheet CY29973.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
CY29972125-MHz Multi-Output Zero Delay BufferCypress Semiconductor
Cypress Semiconductor
CY299733.3V 125-MHz Multi-Output Zero Delay BufferCypress Semiconductor
Cypress Semiconductor
CY29976Multi-Output Zero Delay BufferCypress Semiconductor
Cypress Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar