|
|
PDF LPC1758 Data sheet ( Hoja de datos )
| Número de pieza | LPC1758 | |
| Descripción | (LPC1751 - LPC1758) 32-bit ARM Cortex-M3 MCU up to 512 kB flash and 64 kB SRAM | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de LPC1758 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
LPC1759/58/56/54/52/51
32-bit ARM Cortex-M3 MCU; up to 512 kB flash and 64 kB
SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN
Rev. 8.6 — 18 August 2015
Product data sheet
1. General description
The LPC1759/58/56/54/52/51 are ARM Cortex-M3 based microcontrollers for embedded
applications featuring a high level of integration and low power consumption. The ARM
Cortex-M3 is a next generation core that offers system enhancements such as enhanced
debug features and a higher level of support block integration.
The LPC1758/56/57/54/52/51 operate at CPU frequencies of up to 100 MHz. The
LPC1759 operates at CPU frequencies of up to 120 MHz. The ARM Cortex-M3 CPU
incorporates a 3-stage pipeline and uses a Harvard architecture with separate local
instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3
CPU also includes an internal prefetch unit that supports speculative branching.
The peripheral complement of the LPC1759/58/56/54/52/51 includes up to 512 kB of flash
memory, up to 64 kB of data memory, Ethernet MAC, USB Device/Host/OTG interface,
8-channel general purpose DMA controller, 4 UARTs, 2 CAN channels, 2 SSP controllers,
SPI interface, 2 I2C-bus interfaces, 2-input plus 2-output I2S-bus interface, 6 channel
12-bit ADC, 10-bit DAC, motor control PWM, Quadrature Encoder interface, 4 general
purpose timers, 6-output general purpose PWM, ultra-low power Real-Time Clock (RTC)
with separate battery supply, and up to 52 general purpose I/O pins.
For additional documentation, see Section 19 “References”.
2. Features and benefits
ARM Cortex-M3 processor, running at frequencies of up to 100 MHz
(LPC1758/56/57/54/52/51) or of up to 120 MHz (LPC1759). A Memory Protection Unit
(MPU) supporting eight regions is included.
ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).
Up to 512 kB on-chip flash programming memory. Enhanced flash memory accelerator
enables high-speed 120 MHz operation with zero wait states.
In-System Programming (ISP) and In-Application Programming (IAP) via on-chip
bootloader software.
On-chip SRAM includes:
Up to 32 kB of SRAM on the CPU with local code/data bus for high-performance
CPU access.
Two/one 16 kB SRAM blocks with separate access paths for higher throughput.
These SRAM blocks may be used for Ethernet (LPC1758 only), USB, and DMA
memory, as well as for general purpose CPU instruction and data storage.
1 page  
NXP Semiconductors
LPC1759/58/56/54/52/51
32-bit ARM Cortex-M3 microcontroller
5. Marking
The LPC175x devices typically have the following top-side marking:
LPC175xxxx
xxxxxxx
xxYYWWR[x]
The last/second to last letter in the third line (field ‘R’) will identify the device revision. This
data sheet covers the following revisions of the LPC175x:
Table 3. Device revision table
Revision identifier (R)
‘-’
‘A’
Revision description
Initial device revision
Second device revision
Field ‘YY’ states the year the device was manufactured. Field ‘WW’ states the week the
device was manufactured during that year.
LPC1759_58_56_54_52_51
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 8.6 — 18 August 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
5 of 80
5 Page 
NXP Semiconductors
LPC1759/58/56/54/52/51
32-bit ARM Cortex-M3 microcontroller
Table 4. Pin description …continued
Symbol
Pin Type Description
P1[28]/MCOA2/
PCAP1[0]/
MAT0[0]
35[1]
I/O P1[28] — General purpose digital input/output pin.
O MCOA2 — Motor control PWM channel 2, output A.
I PCAP1[0] — Capture input for PWM1, channel 0.
O MAT0[0] — Match output for Timer 0, channel 0.
P1[29]/MCOB2/
PCAP1[1]/
MAT0[1]
36[1]
I/O P1[29] — General purpose digital input/output pin.
O MCOB2 — Motor control PWM channel 2, output B.
I PCAP1[1] — Capture input for PWM1, channel 1.
O MAT0[1] — Match output for Timer 0, channel 1.
P1[30]/VBUS/
AD0[4]
18[2]
I/O P1[30] — General purpose digital input/output pin.
I VBUS — Monitors the presence of USB bus power.
Note: This signal must be HIGH for USB reset to occur.
I AD0[4] — A/D converter 0, input 4.
P1[31]/SCK1/
AD0[5]
17[2]
I/O P1[31] — General purpose digital input/output pin.
I/O SCK1 — Serial Clock for SSP1.
I AD0[5] — A/D converter 0, input 5.
P2[0] to P2[31]
I/O Port 2: Port 2 is a 32-bit I/O port with individual direction controls for each bit. The
operation of port 2 pins depends upon the pin function selected via the pin connect
block. Some port pins are not available on the LQFP80 package.
P2[0]/PWM1[1]/
TXD1
60[1]
I/O P2[0] — General purpose digital input/output pin.
O PWM1[1] — Pulse Width Modulator 1, channel 1 output.
O TXD1 — Transmitter output for UART1.
P2[1]/PWM1[2]/
RXD1
59[1]
I/O P2[1] — General purpose digital input/output pin.
O PWM1[2] — Pulse Width Modulator 1, channel 2 output.
I RXD1 — Receiver input for UART1.
P2[2]/PWM1[3]/
CTS1/
TRACEDATA[3]
58[1]
I/O P2[2] — General purpose digital input/output pin.
O PWM1[3] — Pulse Width Modulator 1, channel 3 output.
I CTS1 — Clear to Send input for UART1.
O TRACEDATA[3] — Trace data, bit 3.
P2[3]/PWM1[4]/
DCD1/
TRACEDATA[2]
55[1]
I/O P2[3] — General purpose digital input/output pin.
O PWM1[4] — Pulse Width Modulator 1, channel 4 output.
I DCD1 — Data Carrier Detect input for UART1.
O TRACEDATA[2] — Trace data, bit 2.
P2[4]/PWM1[5]/
DSR1/
TRACEDATA[1]
54[1]
I/O P2[4] — General purpose digital input/output pin.
O PWM1[5] — Pulse Width Modulator 1, channel 5 output.
I DSR1 — Data Set Ready input for UART1.
O TRACEDATA[1] — Trace data, bit 1.
P2[5]/PWM1[6]/
DTR1/
TRACEDATA[0]
53[1]
I/O P2[5] — General purpose digital input/output pin.
O PWM1[6] — Pulse Width Modulator 1, channel 6 output.
O DTR1 — Data Terminal Ready output for UART1. Can also be configured to be an
RS-485/EIA-485 output enable signal.
O TRACEDATA[0] — Trace data, bit 0.
LPC1759_58_56_54_52_51
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 8.6 — 18 August 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
11 of 80
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet LPC1758.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| LPC1751 | (LPC1751 - LPC1758) 32-bit ARM Cortex-M3 MCU up to 512 kB flash and 64 kB SRAM | NXP Semiconductors |
| LPC1752 | (LPC1751 - LPC1758) 32-bit ARM Cortex-M3 MCU up to 512 kB flash and 64 kB SRAM | NXP Semiconductors |
| LPC1754 | (LPC1751 - LPC1758) 32-bit ARM Cortex-M3 MCU up to 512 kB flash and 64 kB SRAM | NXP Semiconductors |
| LPC1756 | (LPC1751 - LPC1758) 32-bit ARM Cortex-M3 MCU up to 512 kB flash and 64 kB SRAM | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |