DataSheet.es    


PDF AS7C3364PFS32B Data sheet ( Hoja de datos )

Número de pieza AS7C3364PFS32B
Descripción (AS7C3364PFS32B / AS7C3364PFS36B) 3.3V 64K X 32/36 pipeline burst synchronous SRAM
Fabricantes Alliance Semiconductor Corporation 
Logotipo Alliance Semiconductor Corporation Logotipo



Hay una vista previa y un enlace de descarga de AS7C3364PFS32B (archivo pdf) en la parte inferior de esta página.


Total 19 Páginas

No Preview Available ! AS7C3364PFS32B Hoja de datos, Descripción, Manual

December 2004
AS7C3364PFS32B
AS7C3364PFS36B
®
3.3V 64K X 32/36 pipeline burst synchronous SRAM
Features
• Organization: 65,536 words × 32 or 36 bits
• Fast clock speeds to 200 MHz
• Fast clock to data access: 3.0/3.5/4.0 ns
• Fast OE access time: 3.0/3.5/4.0 ns
• Fully synchronous register-to-register operation
• Single-cycle deselect
• Asynchronous output enable control
www.DataSheet4AU.vcaoimlable in 100-pin TQFP package
• Linear or interleaved burst control
• Individual byte write and global write
• Snooze mode for reduced power-standby
• Common data inputs and data outputs
• Multiple chip enables for easy expansion
• 3.3V core power supply
• 2.5V or 3.3V I/O operation with separate VDDQ
Logic block diagram
CLK
ADV
ADSC
ADSP
A[15:0]
GWE
BWE
BWd
BWc
BWb
BWa
CE0
CE1
CE2
ZZ
OE
16
Power
down
LBO
CLK
CE
CLR
Q0
Burst logic
Q1
DQ
CCELKAredgdisrteesrs
16
14
D DQd Q
Byte write
registers
CLK
DBytDeQwcriteQ
registers
CLK
D DQb Q
Byte write
registers
CLK
D BytDeQwariteQ
registers
CLK
DQ
Enable
CE register
CLK
D Enable Q
delay
register
CLK
64K × 32/36
16
Memory
array
36/32
36/32
4
OE
Output
registers
CLK
Input
registers
CLK
36/32
DQ [a:d]
Selection guide
Minimum cycle time
Maximum clock frequency
Maximum clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
–200
5
200
3.0
375
130
30
–166
6
166
3.5
350
100
30
–133
7.5
133
4
325
90
30
Units
ns
MHz
ns
mA
mA
mA
12/10/04; v.1.4
Alliance Semiconductor
P. 1 of 19
Copyright © Alliance Semiconductor. All rights reserved.

1 page




AS7C3364PFS32B pdf
AS7C3364PFS32B
AS7C3364PFS36B
®
Signal descriptions
Signal I/O Properties
CLK
I CLOCK
A,A0,A1
I SYNC
DQ[a,b,c,d] I/O SYNC
CE0 I SYNC
www.DataSheetC4UE.1co, mCE2 I SYNC
ADSP
ADSC
ADV
GWE
BWE
I SYNC
I SYNC
I SYNC
I SYNC
I SYNC
BW[a,b,c,d] I
SYNC
OE I ASYNC
LBO
ZZ
NC
I STATIC
I ASYNC
--
Description
Clock. All inputs except OE, ZZ, LBO are synchronous to this clock.
Address. Sampled when all chip enables are active and ADSC or ADSP are asserted.
Data. Driven as output when the chip is enabled and OE is active.
Master chip enable. Sampled on clock edges when ADSP or ADSC is active. When CE0
is inactive, ADSP is blocked. Refer to the Synchronous Truth Table for more information.
Synchronous chip enables. Active HIGH and active Low, respectively. Sampled on clock
edges when ADSC is active or when CE0 and ADSP are active.
Address strobe processor. Asserted LOW to load a new bus address or to enter standby
mode.
Address strobe controller. Asserted LOW to load a new address or to enter standby mode.
Advance. Asserted LOW to continue burst read/write.
Global write enable. Asserted LOW to write all 32/36 bits. When High, BWE and
BW[a:d] control write enable.
Byte write enable. Asserted LOW with GWE = HIGH to enable effect of BW[a:d] inputs.
Write enables. Used to control write of individual bytes when GWE = HIGH and BWE =
Low. If any of BW[a:d] is active with GWE = HIGH and BWE = LOW the cycle is a
write cycle. If all BW[a:d] are inactive the cycle is a read cycle.
Asynchronous output enable. I/O pins are driven when OE is active and the chip is in read
mode.
Selects Burst mode. When tied to VDD or left floating, device follows Interleaved Burst
order. When driven Low, device follows linear Burst order. This signal is internally
pulled High.
Snooze. Places device in low power mode; data is retained. Connect to GND if unused.
No connect
Snooze Mode
SNOOZE MODE is a low current, power-down mode in which the device is deselected and current is reduced to ISB2. The duration of
SNOOZE MODE is dictated by the length of time the ZZ is in a High state.
The ZZ pin is an asynchronous, active high input that causes the device to enter SNOOZE MODE.
When the ZZ pin becomes a logic High, ISB2 is guaranteed after the time tZZI is met. After entering SNOOZE MODE, all inputs except ZZ is
disabled and all outputs go to High-Z. Any operation pending when entering SNOOZE MODE is not guaranteed to successfully complete.
Therefore, SNOOZE MODE (READ or WRITE) must not be initiated until valid pending operations are completed. Similarly, when exiting
SNOOZE MODE during tPUS, only a DESELECT or READ cycle should be given while the SRAM is transitioning out of SNOOZE
MODE.
12/10/04; v.1.4
Alliance Semiconductor
P. 5 of 19

5 Page





AS7C3364PFS32B arduino
AS7C3364PFS32B
AS7C3364PFS36B
®
Key to switching waveforms
Rising input
Falling input
don’t care
Timing waveform of read cycle
www.DataSheet4U.comCLK
tADSPS
ADSP
tADSPH
tCYC
tCH tCL
ADSC
tADSCS
tADSCH
tAS tAH
Address
A1
A2
LOAD NEW ADDRESS
A3
GWE, BWE
tWS tWH
tCSS
CE0, CE2
tCSH
Undefined
CE1
ADV
OE
Dout
tADVS
tADVH
ADV inserts wait states
tOE
tLZOE
Q(A1)
tHZOEtOH
Q(A2)
tCD
Q(A2Ý01)
Q(A2Ý10)
tHZC
Q(A2Ý11) Q(A3) Q(A3Ý01) Q(A3Ý10)
Read
Q(A1)
Suspend
Read
Q(A1)
Read Burst Burst Suspend Burst Read Burst
Burst
Burst
Q(A2) Read Read
Read
Read Q(A3) Read
Read
Read DSEL
Q(A 2Ý01) Q(A 2Ý10) Q(A 2Ý10) Q(A 2Ý11)
Q(A 3Ý01) Q(A 3Ý10) Q(A 3Ý11)
Note: Ý = XOR when LBO = high/no connect; Ý = ADD when LBO = low. BW[a:d] is don’t care.
12/10/04; v.1.4
Alliance Semiconductor
P. 11 of 19

11 Page







PáginasTotal 19 Páginas
PDF Descargar[ Datasheet AS7C3364PFS32B.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
AS7C3364PFS32A(AS7C3364PFS32A / AS7C3364PFS36A) 3.3V 64K X 32/36 pipeline burst synchronous SRAMAlliance Semiconductor Corporation
Alliance Semiconductor Corporation
AS7C3364PFS32B(AS7C3364PFS32B / AS7C3364PFS36B) 3.3V 64K X 32/36 pipeline burst synchronous SRAMAlliance Semiconductor Corporation
Alliance Semiconductor Corporation

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar