|
|
PDF AM75PDL193CHH Data sheet ( Hoja de datos )
| Número de pieza | AM75PDL193CHH | |
| Descripción | (AM75PDL191CHH / AM75PDL193CHH) Simultaneous Read/Write Flash Memory | |
| Fabricantes | AMD | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AM75PDL193CHH (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
Am75PDL191CHH/
Am75PDL193CHH
Data Sheet
July 2003
The following document specifies Spansion memory products that are now offered by both Advanced
Micro Devices and Fujitsu. Although the document is marked with the name of the company that orig-
inally developed the specification, these products will be offered to customers of both AMD and
Fujitsu.
Continuity of Specifications
There is no change to this datasheet as a result of offering the device as a Spansion product. Any
changes that have been made are the result of normal datasheet improvement and are noted in the
document revision summary, where supported. Future routine revisions will occur when appropriate,
and changes will be noted in a revision summary.
Continuity of Ordering Part Numbers
AMD and Fujitsu continue to support existing part numbers beginning with “Am” and “MBM”. To order
these products, please use only the Ordering Part Numbers listed in this document.
For More Information
Please contact your local AMD or Fujitsu sales office for additional information about Spansion
memory solutions.
Publication Number 31096 Revision A Amendment +1 Issue Date February 5, 2004
1 page  
ADVANCE INFORMATION
PSRAM FEATURES
■ Organized as 4,194,304 words by 16 bits
■ Single power supply voltage of 2.7 to 3.3 V
■ Direct TTL compatibility for all inputs and outputs
■ Deep power-down mode: Memory cell data invalid
■ Page operation mode:
■ 8-word Page read operation
■ Logic compatible with SRAM R/W (WE) pin
■ Standby current
— Standby 100 µA
— Deep power-down standby 5 µA
February 5, 2004
Am75PDL191CHH/Am75PDL193CHH
3
5 Page 
ADVANCE INFORMATION
ESD Immunity . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 64
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Figure 10. Test Setup..................................................................... 65
Figure 11. Input Waveforms and Measurement Levels .................. 65
pSRAM AC Characteristics . . . . . . . . . . . . . . . . . 66
CE#1ps Timing ....................................................................... 66
Figure 12. Timing Diagram for Alternating
Between Pseudo SRAM and Flash................................................. 66
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 67
Read-Only Operations – Am29PDL127H ............................... 67
Read-Only Operations – Am29PDL129H ............................... 67
Figure 13. Read Operation Timings ................................................ 68
Figure 14. Page Read Operation Timings....................................... 68
Hardware Reset (RESET#) .................................................... 69
Figure 15. Reset Timings ................................................................ 69
Erase and Program Operations .............................................. 70
Figure 16. Program Operation Timings........................................... 71
Figure 17. Accelerated Program Timing Diagram........................... 71
Figure 18. Chip/Sector Erase Operation Timings ........................... 72
Figure 19. Back-to-back Read/Write Cycle Timings ....................... 73
Figure 20. Data# Polling Timings (During Embedded Algorithms).. 73
Figure 21. Toggle Bit Timings (During Embedded Algorithms)....... 74
Figure 22. DQ2 vs. DQ6.................................................................. 74
Temporary Sector Unprotect .................................................. 75
Figure 23. Temporary Sector Unprotect Timing Diagram ............... 75
Figure 24. Sector/Sector Block Protect and
Unprotect Timing Diagram .............................................................. 76
Alternate CE# Controlled Erase and Program Operations ..... 77
Figure 25. Flash Alternate CE# Controlled Write (Erase/Program)
Operation Timings........................................................................... 78
Erase And Programming Performance . . . . . . . . 79
Latchup Characteristics . . . . . . . . . . . . . . . . . . . 79
Package Pin Capacitance . . . . . . . . . . . . . . . . . . 79
Flash Data Retention . . . . . . . . . . . . . . . . . . . . . . 79
Device Bus Operations . . . . . . . . . . . . . . . . . . . . . 80
Table 1. Am29DL640H Device Bus Operations ..............................80
Word/Byte Configuration ........................................................ 80
Requirements for Reading Array Data ................................... 80
Writing Commands/Command Sequences ............................ 81
Accelerated Program Operation .......................................... 81
Autoselect Functions ........................................................... 81
Simultaneous Read/Write Operations with Zero Latency ....... 81
Standby Mode ........................................................................ 81
Automatic Sleep Mode ........................................................... 81
RESET#: Hardware Reset Pin ............................................... 82
Output Disable Mode .............................................................. 82
Table 2. Am29DL640H Sector Architecture ....................................82
Table 3. Bank Address ....................................................................85
SecSiTM Sector Addresses.............................................................. 85
Autoselect Mode ..................................................................... 85
Sector/Sector Block Protection and Unprotection .................. 87
Table 5. Am29DL640H Boot Sector/Sector Block Addresses for Pro-
tection/Unprotection ........................................................................87
Write Protect (WP#) ................................................................ 87
Table 6. WP#/ACC Modes ..............................................................88
Temporary Sector Unprotect .................................................. 88
Figure 1. Temporary Sector Unprotect Operation........................... 88
Figure 2. In-System Sector Protect/Unprotect Algorithms .............. 89
SecSi™ (Secured Silicon) Sector
Flash Memory Region ............................................................. 90
Figure 3. SecSi Sector Protect Verify............................................. 91
Hardware Data Protection ...................................................... 91
Low VCC Write Inhibit ......................................................... 91
Write Pulse “Glitch” Protection ............................................ 91
Logical Inhibit ....................................................................... 91
Power-Up Write Inhibit ......................................................... 91
Common Flash Memory Interface (CFI) . . . . . . . 91
Table 7. CFI Query Identification String .......................................... 92
System Interface String................................................................... 92
Table 9. Device Geometry Definition .............................................. 93
Table 10. Primary Vendor-Specific Extended Query ...................... 94
Command Definitions . . . . . . . . . . . . . . . . . . . . . 95
Reading Array Data ................................................................ 95
Reset Command ..................................................................... 95
Autoselect Command Sequence ............................................ 95
Enter SecSi™ Sector/Exit SecSi Sector
Command Sequence .............................................................. 95
Word Program Command Sequence ...................................... 96
Unlock Bypass Command Sequence .................................. 96
Figure 4. Program Operation ......................................................... 97
Chip Erase Command Sequence ........................................... 97
Sector Erase Command Sequence ........................................ 97
Figure 5. Erase Operation.............................................................. 98
Erase Suspend/Erase Resume Commands ........................... 98
Table 11. Am29DL640H Command Definitions .............................. 99
Write Operation Status . . . . . . . . . . . . . . . . . . . 100
DQ7: Data# Polling ............................................................... 100
Figure 6. Data# Polling Algorithm ................................................ 100
RY/BY#: Ready/Busy# .......................................................... 101
DQ6: Toggle Bit I .................................................................. 101
Figure 7. Toggle Bit Algorithm...................................................... 101
DQ2: Toggle Bit II ................................................................. 102
Reading Toggle Bits DQ6/DQ2 ............................................. 102
DQ5: Exceeded Timing Limits .............................................. 102
DQ3: Sector Erase Timer ..................................................... 102
Table 12. Write Operation Status ................................................. 103
Absolute Maximum Ratings . . . . . . . . . . . . . . . 104
Figure 8. Maximum Negative Overshoot Waveform .................... 104
Figure 9. Maximum Positive Overshoot Waveform...................... 104
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . 105
Figure 10. ICC1 Current vs. Time (Showing Active and
Automatic Sleep Currents) ........................................................... 106
Figure 11. Typical ICC1 vs. Frequency .......................................... 106
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . 107
Figure 12. Test Setup.................................................................. 107
Figure 13. Input Waveforms and Measurement Levels ............... 107
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . 108
Read-Only Operations ......................................................... 108
Figure 14. Read Operation Timings ............................................. 108
Hardware Reset (RESET#) .................................................. 109
Figure 15. Reset Timings ............................................................. 109
Erase and Program Operations ............................................ 110
Figure 16. Program Operation Timings........................................ 111
Figure 17. Accelerated Program Timing Diagram........................ 111
Figure 18. Chip/Sector Erase Operation Timings ........................ 112
Figure 19. Back-to-back Read/Write Cycle Timings .................... 113
Figure 20. Data# Polling Timings (During Embedded Algorithms) 113
Figure 21. Toggle Bit Timings (During Embedded Algorithms).... 114
Figure 22. DQ2 vs. DQ6............................................................... 114
February 5, 2004
Am75PDL191CHH/Am75PDL193CHH
9
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet AM75PDL193CHH.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AM75PDL193CHH | (AM75PDL191CHH / AM75PDL193CHH) Simultaneous Read/Write Flash Memory | AMD |
| AM75PDL193CHHA | (AM75PDL191CHHA / AM75PDL193CHHA) Simultaneous Read/Write Flash Memory |  SPANSION |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |