|
|
Número de pieza | USB3450 | |
Descripción | HI-SPEED USB HOST OR DEVICE PHY | |
Fabricantes | SMSC Corporation | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de USB3450 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
No Preview Available ! USB3450
Hi-Speed USB Host or
Device PHY With UTMI+
Interface
PRODUCT FEATURES
■ USB-IF “Hi-Speed” certified to the Universal Serial
Bus Specification Rev 2.0
■ Interface compliant with the UTMI+ Specification,
Revision 1.0.
■ Functional as a host or device PHY.
■ Supports HS, FS, and LS data rates.
■ Supports FS pre-amble for FS hubs with a LS device
attached (UTMI+ Level 3)
■ Supports HS SOF and LS keep alive pulse.
■ Low Latency Hi-Speed Receiver (43 Hi-Speed clocks
Max)
■ Internal 1.8 volt regulators allow operation from a
single 3.3 volt supply
■ Internal short circuit protection of DP and DM lines to
VBUS or ground.
Datasheet
■ Integrated 24MHz Crystal Oscillator supports either
crystal operation or 24MHz external clock input.
■ Internal PLL for 480MHz Hi-Speed USB operation.
■ Supports Hi-Speed USB and legacy USB 1.1 devices
■ 55mA Unconfigured Current (typical) - ideal for bus
powered applications.
■ 83uA suspend current (typical) - ideal for battery
powered applications.
■ Full Commercial operating temperature range from
0°C to +70°C
■ 40 pin QFN package; green, lead-free (6 x 6 x 0.9mm
height)
SMSC USB3450
DATASHEET
Revision 0.1 (05-11-05)
1 page Hi-Speed USB Host or Device PHY With UTMI+ Interface
Datasheet
List of Figures
Figure 1.1
Figure 1.2
Figure 2.1
Figure 3.1
Figure 6.1
Figure 6.2
Figure 6.3
Figure 6.4
Figure 6.5
Figure 6.6
Figure 6.7
Figure 7.1
Figure 7.2
Figure 7.3
Figure 7.4
Figure 7.5
Figure 7.6
Figure 7.7
Figure 7.8
Figure 7.9
Figure 8.1
Basic UTMI+ USB Device Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
UTMI+ Level 3 Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
USB3450 Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
USB3450 Pinout - Top View . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
FS CLK Relationship to Transmit Data and Control Signals . . . . . . . . . . . . . . . . . . . . . . . . . 20
FS CLK Relationship to Receive Data and Control Signals. . . . . . . . . . . . . . . . . . . . . . . . . . 20
Transmit Timing for a Data Packet. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Receive Timing for Data with Unstuffed Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Receive Timing for a Handshake Packet (no CRC). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Receive Timing for Setup Packet. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Receive Timing for Data Packet (with CRC-16). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Reset Timing Behavior (HS Mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Suspend Timing Behavior (HS Mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
HS Detection Handshake Timing Behavior (FS Mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Chirp K-J-K-J-K-J Sequence Detection State Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
HS Detection Handshake Timing Behavior (HS Mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
HS Detection Handshake Timing Behavior from Suspend . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Resume Timing Behavior (HS Mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Device Attach Behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
USB3450 Application Diagram (Top View) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
USB3450-FZG 40 Pin QFN Package Outline, 6 x 6 x 0.9 mm Body (Lead Free) . . . . . . . . . 40
SMSC USB3450
5
DATASHEET
Revision 0.1 (05-11-05)
5 Page Hi-Speed USB Host or Device PHY With UTMI+ Interface
Datasheet
3.2 Pin Definitions
Table 3.1 USB3450 Pin Definitions
DIRECTION, ACTIVE
PIN NAME
TYPE
LEVEL DESCRIPTION
1 XCVRSEL[0]
2 TERMSEL
3 TXREADY
4 SUSPENDN
5 TXVALID
6 RESET
7 VDD3.3
8 DP
9 DM
10 NC
11 VDD3.3
Input
Input
Output
Input
Input
Input
N/A
I/O,
Analog
I/O,
Analog
N/A
N/A
N/A
N/A
High
Low
High
High
N/A
N/A
Transceiver Select. These signals select between
the FS and HS transceivers:
Transceiver select.
00: HS
01: FS
10: LS
11: LS data, FS rise/fall times
Termination Select. This signal selects between the
FS and HS terminations:
0: HS termination enabled
1: FS termination enabled
Transmit Data Ready. If TXVALID is asserted, the
Link must always have data available for clocking
into the TX Holding Register on the rising edge of
CLKOUT. TXREADY is an acknowledgement to the
Link that the transceiver has clocked the data from
the bus and is ready for the next transfer on the bus.
If TXVALID is negated, TXREADY can be ignored by
the Link.
Suspend. Places the transceiver in a mode that
draws minimal power from supplies. In host mode,
RRthPPeUDciilssocrckeosmntaororveelledodfdf.buyrinTgERsuMsSpeEnLd..InInsduesvpiecnedmmooddee,
0: PHY in suspend mode
1: PHY in normal operation
Transmit Valid. Indicates that the DATA bus is valid
for transmit. The assertion of TXVALID initiates the
transmission of SYNC on the USB bus. The
negation of TXVALID initiates EOP on the USB.
Control inputs (OPMODE[1:0],
TERMSEL,XCVERSEL) must not be changed on the
de-assertion or assertion of TXVALID.
Reset. Reset all state machines. After coming out
of reset, must wait 5 rising edges of clock before
asserting TXValid for transmit.
Assertion of Reset: May be asynchronous to
CLKOUT
De-assertion of Reset: Must be synchronous to
CLKOUT
3.3V PHY Supply. Provides power for Hi-Speed
Transceiver, UTMI+ Digital, Digital I/O, and
Regulators.
D+ pin of the USB cable.
N/A D- pin of the USB cable.
N/A No Connect.
N/A 3.3V PHY Supply.
SMSC USB3450
11
DATASHEET
Revision 0.1 (05-11-05)
11 Page |
Páginas | Total 30 Páginas | |
PDF Descargar | [ Datasheet USB3450.PDF ] |
Número de pieza | Descripción | Fabricantes |
USB3450 | Hi-Speed USB Host or Device PHY | Microchip |
USB3450 | HI-SPEED USB HOST OR DEVICE PHY | SMSC Corporation |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |