|
|
PDF 3D3428 Data sheet ( Hoja de datos )
| Número de pieza | 3D3428 | |
| Descripción | MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE | |
| Fabricantes | Data Delay Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 3D3428 (archivo pdf) en la parte inferior de esta página. Total 7 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
MONOLITHIC 8-BIT
PROGRAMMABLE DELAY LINE
(SERIES 3D3428 – LOW NOISE)
3D3428
ddaeltaay 3
devices, inc.
FEATURES
• All-silicon, low-power CMOS technology
• 3.3V CMOS compatible inputs and outputs
• Vapor phase, IR and wave solderable
• Auto-insertable (DIP pkg.)
• Leading- and trailing-edge accuracy
• Programmable via serial or parallel interface
• Increment range: 0.25 through 15.0ns
• Delay tolerance: 0.5% (See Table 1)
• Supply current: 2mA typical
• Temperature stability: ±1.5% max (-40C to 85C)
• Vdd stability: ±1.0% max (3.0V to 3.6V)
PACKAGES
IN 1 16 VDD
AE 2 15 OUT
SO/P0 3 14 MD
P1 4 13 P7
P2 5 12 P6
P3 6 11 SC
P4 7 10 P5
GND 8
9 SI
3D3428-xx DIP
IN
SO
AE
GND
1 8 VDD
2 7 OUT
3 6 SC
4 5 SI
3D3428Z-xx SOIC
IN
AE
SO/P0
P1
P2
P3
P4
GND
1
2
3
4
5
6
7
8
16 VDD
15 OUT
14 MD
13 P7
12 P6
11 SC
10 P5
9 SI
3D3428S-xx SOL
For mechanical dimensions, click here.
For package marking details, click here.
FUNCTIONAL DESCRIPTION
PIN DESCRIPTIONS
The 3D3428 device is a versatile 8-bit programmable monolithic delay
line. The input (IN) is reproduced at the output (OUT) without inversion,
shifted in time as per the user selection. Delay values, programmed
either via the serial or parallel interface, can be varied over 255 equal
steps according to the formula:
Ti,nom = Tinh + i * Tinc
where i is the programmed address, Tinc is the delay increment (equal
to the device dash number), and Tinh is the inherent (address zero)
delay. The device features both rising- and falling-edge accuracy.
IN Signal Input
OUT Signal Output
MD Mode Select
AE Address Enable
P0-P7 Parallel Data Input
SC Serial Clock
SI Serial Data Input
SO Serial Data Output
VDD +3.3 Volts
GND Ground
The all-CMOS 3D3428 integrated circuit has been designed as a reliable, economic alternative to hybrid
TTL programmable delay lines. It is offered in a standard 16-pin auto-insertable DIP and a surface mount
16-pin SOL. An 8-pin SOIC package is available for applications where the parallel interface is not needed.
TABLE 1: PART NUMBER SPECIFICATIONS
PART
NUMBER
3D3428-0.25
3D3428-0.5
3D3428-1
3D3428-1.5
3D3428-2
3D3428-2.5
3D3428-4
3D3428-5
3D3428-7.5
3D3428-10
3D3428-15
DELAYS AND TOLERANCES
Inherent Delay
Delay
Delay (ns) Range (ns) Step (ns)
11.5 ± 2.0 63.75 ± 0.4 0.25 ± 0.15
11.5 ± 2.0 127.5 ± 0.8 0.50 ± 0.25
11.5 ± 2.0 255.0 ± 1.5 1.00 ± 0.50
11.5 ± 2.0 382.5 ± 2.3 1.50 ± 0.75
11.5 ± 2.0 510.0 ± 2.0 2.00 ± 1.00
13.0 ± 2.5 637.5 ± 2.5 2.50 ± 1.25
15.5 ± 4.0 1020 ± 4.0 4.00 ± 2.00
18.0 ± 5.0 1275 ± 4.0 5.00 ± 2.50
23.0 ± 7.5 1912.5 ± 6.0 7.50 ± 3.75
27.5 ± 10 2550 ± 8.0 10.0 ± 5.00
38.0 ± 15
3825 ± 12 15.0 ± 7.50
Rec’d Max
Frequency
6.25 MHz
3.12 MHz
1.56 MHz
1.04 MHz
781 KHz
625 KHz
390 KHz
312 KHz
208 KHz
156 KHz
104 KHz
INPUT RESTRICTIONS
Absolute Max Rec’d Min
Frequency
Pulse Width
77 MHz
80.0 ns
45 MHz
160.0 ns
22 MHz
320.0 ns
15 MHz
480.0 ns
11 MHz
640.0 ns
9.0 MHz
800.0 ns
5.6 MHz
1280.0 ns
4.5 MHz
1600.0 ns
3.0 MHz
2400.0 ns
2.2 MHz
3200.0 ns
1.5 MHz
4800.0 ns
Absolute Min
Pulse Width
6.5 ns
11.0 ns
22.0 ns
33.0 ns
44.0 ns
55.0 ns
88.0 ns
110.0 ns
165.0 ns
220.0 ns
330.0 ns
NOTES: Any delay increment between 0.25 and 15 ns not shown is also available as standard.
See application notes section for more details
2004 Data Delay Devices
Doc #04004
11/1/04
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
1 page  
APPLICATION NOTES (CONT’D)
ENABLE
(AE)
PARALLEL
INPUTS
P0-P7
DELAY
TIME
tEW
tDSE
tDHE
tEDX
NEW VALUE
tEDV
PREVIOUS
NEW VALUE
Figure 3: Latched parallel mode (MD=1)
ENABLE
(AE)
CLOCK
(SC)
SERIAL
INPUT
(SI)
SERIAL
OUTPUT
(SO)
DELAY
TIME
tEW
tES tCW tCW
tEH
tDSC
NEW
BIT 7
tEGV
OLD
BIT 7
tDHC
NEW
BIT 6
tCQV
OLD
BIT 6
PREVIOUS VALUE
tCQX
NEW
BIT 0
OLD
BIT 0
tEDX
Figure 4: Serial mode (MD=0)
tEQZ
tEDV
NEW
VALUE
3D3428
FROM
WRITING
DEVICE
3D3428
SI SO
SC AE
3D3428
SI SO
SC AE
3D3428
SI SO
SC AE
TO
NEXT
DEVICE
Figure 5: Cascading Multiple Devices
TABLE 2: DELAY VS. PROGRAMMED ADDRESS
PARALLEL
SERIAL
STEP 0
STEP 1
STEP 2
STEP 3
STEP 4
STEP 5
STEP 253
STEP 254
STEP 255
CHANGE
PROGRAMMED ADDRESS
P7 P6 P5 P4 P3 P2 P1 P0
Msb Lsb
0 0000000
0 0000001
0 0000010
0 0000011
0 0000100
0 0000101
1 1111101
1 1111110
1 1111111
-0.25
11.50
11.75
12.00
12.25
12.50
12.75
NOMINAL DELAY (NS)
PER 3D3428 DASH NUMBER
-0.5 -1 -2 -5
11.5 11.5 11.5
12.0 12.5 13.5
12.5 13.5 15.5
13.0 14.5 17.5
13.5 15.5 19.5
14.0 16.5 21.5
18
23
28
33
38
43
-10
27.5
37.5
47.5
57.5
67.5
77.5
74.75
75.00
75.25
63.75
138.0
138.5
139.0
127.5
264.5
265.5
266.5
255.0
517.5
519.5
521.5
510.0
1283
1288
1293
1275
2557.5
2567.5
2577.5
2550.0
-15
38
53
68
83
98
113
3833
3848
3863
3825
Doc #04004
11/1/04
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
5
5 Page | ||
| Páginas | Total 7 Páginas | |
| PDF Descargar | [ Datasheet 3D3428.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 3D3424 | MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE | Data Delay Devices |
| 3D3428 | MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE | Data Delay Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |