|
|
PDF CZ80CPU Data sheet ( Hoja de datos )
| Número de pieza | CZ80CPU | |
| Descripción | 8-Bit Microprocessor Megafunction | |
| Fabricantes | CAST | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CZ80CPU (archivo pdf) en la parte inferior de esta página. Total 5 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
CZ80CPU
8-Bit Microprocessor
Megafunction
General Description
Implements a fast, fully-functional, single-chip, 8-
bit microprocessor with the same instruction set
as the Z80.
The core has a 16-bit address bus capable of
directly accessing 64kB of memory space. It has
252 root instructions with the reserved 4 bytes as
prefixes, and accesses an additional 308
instructions.
The microcode-free design was developed for
reuse in ASIC and FPGA implementations. It is
strictly synchronous, with no internal tri-states
and a synchronous reset.
Symbol
Features
Programming features contain 208 bits of
read/write memory that are accessible to the
programmer. The internal registers include an
accumulator and six 8-bit registers that can be
paired as three 16-bit registers. In addition to
general registers, a 16-bit stack-pointer, 16-bit
program-counter, and two 16-bit index registers
are provided.
• Control Unit
o 8-bit Instruction decoder
• Arithmetic-Logic Unit
o 8-bit arithmetic and logical
operations
o 16-bit arithmetic operations
o Boolean manipulations
• Register File Unit
o Duplicate set of both general
purpose and flag registers
o Two 16-bit index registers
• Interrupt Controller
o Three modes of maskable interrupts
o Non maskable interrupt
• External Memory interface
o Can address up to 64 KB of program
memory
o Can address up to 64 KB of data
memory
o Can address up to 64 KB of
input/output devices
• On-core dynamic memory refresh counter
CAST, Inc.
April 2004
Page 1
1 page  
www.DataSheet4U.com
CZ80CPU Megafunction Datasheet
Deliverables
• VHDL or Verilog HDL source code
• Post-synthesis EDIF netlist (netlist license)
• Testbench (self-checking)
• Vectors for testing the core
• Place & route scripts (netlist license)
• Simulation script
• Synthesis script
• Documentation
Verification Methods
The CZ80CPU core’s functionality was verified by means of a proprietary hardware modeler. The same stimulus
was applied to a hardware model that contained the original Zilog Z84C00 chip, and the results compared with
the core’s simulation outputs.
Contact Information
CAST, Inc.
11 Stonewall Court
Woodcliff Lake, New Jersey 07677 USA
Phone: +1 201-391-8300
Fax: +1 201-391-8694
E-Mail: [email protected]
URL: www.cast-inc.com
CAST, Inc.
This megafunction developed by the
processor experts at
Evatronix SA
Copyright © 2004, CAST, Inc. All Rights Reserved. Contents subject to change without notice.
Page 5
5 Page | ||
| Páginas | Total 5 Páginas | |
| PDF Descargar | [ Datasheet CZ80CPU.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CZ80CPU | 8-Bit Microprocessor Megafunction | CAST |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |