DataSheet39.com

IT8152F Datasheet PDF - Integrated Technology Express

Part Number IT8152F
Description (IT8152F/G) Risc to Pci Companion Chip For SA-1110
Manufacturers Integrated Technology Express 
Logo Integrated Technology Express Logo 

Preview ( 70 pages )
		
IT8152F datasheet, circuit
www.DataSheet4U.com
.comIT8152F / IT8152G
UAdvanced RISC-to-PCI Companion Chip
www.DataSheet4Preliminary Specification V0.3.4
www.DataSheet4U.com

No Preview Available !


1 page
line_dark_gray
IT8152F equivalent
IT8152F/IT8152G
8.4.2.1 PCI Interrupt Acknowledge Cycle (PIAC) Address 0x43F00808 ....................... 41
8.4.2.2 PCI Special Cycle (PSC) Address 0x43F0080C................................................. 42
8.4.3 CPU/PCI Bridge Configuration Registers (Function 0) ....................................................... 42
8.4.3.1
8.4.3.2
8.4.3.3
8.4.3.4
8.4.3.5
8.4.3.6
8.4.3.7
8.4.3.8
8.4.3.9
8.4.3.10
8.4.3.11
8.4.3.12
8.4.3.13
8.4.3.14
8.4.3.15
Vendor Identification Register (VID) Offset 0x00-01........................................... 42
Device Identification Register (DID) Offset 0x02-0x03 ....................................... 42
PCI Command Register (PCICMD) Offset 0x04-0x05........................................ 43
PCI Status Register (PCISTS) Offset 0x06-0x07................................................ 44
Revision ID Register (RID) Offset 0x08 ............................................................... 44
Class Code Register (CLASSC) Offset 0x09-0x0B ............................................ 44
Header Type Register (HEADT) Offset 0x0E...................................................... 45
PCI Memory Base Address Register (PMBAR) Offset 0x10.............................. 45
PCI I/O Base Address Register (PIOBAR) Offset 0x14...................................... 45
PCI Memory Address Prefix Register for Bank 4 (PMAPR4) Offset 0x40 ........ 45
PCI Memory Address Prefix Register for Bank 5 (PMAPR5) Offset 0x44 ........ 45
PCI I/O Address Prefix Register (PIOAPR) Offset 0x48..................................... 46
Prefetch Control Register (PCR) Offset 0x4C..................................................... 46
Partial Read Base Address Register n (PRBARn) .................................................. 46
Partial Read Control Register n (PRCRn) ................................................................ 47
9. PCI-to-LPC Bridge ............................................................................................................................................. 49
9.1 Overview.............................................................................................................................................. 49
9.2 Features............................................................................................................................................... 49
9.3 Configuration Register Description .................................................................................................... 50
9.3.1
9.3.2
9.3.3
9.3.4
9.3.5
9.3.6
9.3.7
9.3.8
9.3.9
9.3.10
9.3.11
9.3.12
9.3.13
Vendor Identification Register (VID) Offset 0x00-0x01 .................................................. 50
Device Identification Register (DID) Offset 0x02-0x03................................................... 50
PCI Command Register (PCICMD) Offset 0x04-0x05 ................................................... 51
PCI Status Register (PCISTS) Offset 0x06-0x07 ........................................................... 52
Revision ID Register (RID) Offset 0x08 .......................................................................... 52
Class Code Register (CLASSC) Offset 0x09-0x0B........................................................ 52
Header Type Register (HEADT) Offset 0x0E ................................................................. 53
Base Address Register (BAR) Offset 0x10 ..................................................................... 53
Serial IRQ Control Register (SERIRQC) Offset 0x49 .................................................... 53
Bridge Control Register (BCR) Offset 0x4C.................................................................... 54
Bridge Status Register (BSR) Offset 0x4D ..................................................................... 55
Discard Timer Register (DTR) Offset 0x4F..................................................................... 55
LPC I/O Space Base Address Register (LISBAR) Offset 0x50 ..................................... 55
10.Chaining DMA Controller................................................................................................................................... 57
10.1 Overview.............................................................................................................................................. 57
10.2 Features............................................................................................................................................... 57
10.3 Block Diagram ..................................................................................................................................... 57
10.4 DMA Operation.................................................................................................................................... 58
10.4.1 Non-Chaining Mode DMA ..................................................................................................... 58
10.4.2 Chaining Mode DMA ............................................................................................................. 59
10.5 Register Description............................................................................................................................ 60
10.5.1 CDMA Configuration Registers (Function 1) ....................................................................... 62
10.5.1.1
10.5.1.2
10.5.1.3
10.5.1.4
10.5.1.5
Vendor Identification Register (VID) VID, Offset 0x00-0x11 .............................. 62
Device Identification Register (DID) DID, Offset 0x02-0x03 .............................. 62
PCI Command Register (PCICMD) PCICMD, Offset 0x04-0x05....................... 62
PCI Status Register (PCISTS) PCISTS, Offset 0x06-0x07................................ 63
Revision ID Register (RID) RID, Offset 0x08 ...................................................... 63
www.ite.com.tw
www.iteusa.com
ii IT8152F/IT8152G V0.3.4

5 Page
line_dark_gray


Information Total 70 Pages
Download[ IT8152F.PDF Datasheet ]

Share Link :

Electronic Components Distributor

SparkFun Electronics Allied Electronics DigiKey Electronics Arrow Electronics
Mouser Electronics Adafruit Element14 Chip One Stop



Featured Datasheets

Part NumberDescriptionManufacturers
IT8152FThe function is (IT8152F/G) Risc to Pci Companion Chip For SA-1110.Integrated Technology Express
Integrated Technology Express
IT8152GThe function is (IT8152F/G) Risc to Pci Companion Chip For SA-1110.Integrated Technology Express
Integrated Technology Express

Quick jump to:

IT81  1N4  2N2  2SA  2SC  74H  ADC  BC  BF  BU  CXA  HCF  IRF  KA  KIA  LA  LM  MC  NE  ST  STK  TDA  TL  UA 


DataSheet39.com is an Online Datasheet PDF Search Site.
It offers a large amount of data sheet, You can free PDF files download.
The updated every day, always provide the best quality and speed.



keyword : IT8152F schematic, equivalent, pinout, replacement, circuit, manual

DataSheet39.com   |  2019   |  Privacy Policy |  Contact Us  | New  |  Search