DataSheet39.com

What is ICS1531?

This electronic component, produced by the manufacturer "Integrated Circuit Systems", performs the same function as "Triple 8-bit MSPS A/D Converters with Line-Locked Clock Generator".


ICS1531 Datasheet PDF - Integrated Circuit Systems

Part Number ICS1531
Description Triple 8-bit MSPS A/D Converters with Line-Locked Clock Generator
Manufacturers Integrated Circuit Systems 
Logo Integrated Circuit Systems Logo 


There is a preview and ICS1531 download ( pdf file ) link at the bottom of this page.





Total 30 Pages



Preview 1 page

No Preview Available ! ICS1531 datasheet, circuit

Integrated Circuit Systems, Inc.
ICS1531 1531
Document Type: Data Sheet
Document Stage: Preliminary Product Preview
Triple 8-bit MSPS A/D Converters with Line-Locked Clock Generator
General Description
Features
The ICS1531 is a high-performance, cost-effective,
3-channel, 8-bit analog-to-digital converter with an
integrated line-locked clock generator. It is part of a family
of chips intended for high-resolution video applications that
use analog inputs, such as LCD monitors, LCD projectors,
plasma displays, and projection TVs. Using ICS's
low-voltage CMOS mixed-signal technology, the ICS1531
is an effective data-capture solution for resolutions from
VGA to UXGA.
The ICS1531 offers analog-to-digital data conversion and
synchronized pixel clock generation at speeds of 100, 140, or
165 MHz (or mega samples per second, MSPS). The
Dynamic Phase Adjust (DPA) circuitry allows end-user
control over the pixel clock phase, relative to the recovered
sync signal and analog pixel data. Either the internal pixel
clock can be used as a capture clock input to the
analog-to-digital converters or an external clock input can be
used. The ICS1531 provides either one or two 24-bit pixels
per clock. An ADCSYNC output pin provides recovered
HSYNC from the pixel clock phase-locked-loop (PLL)
divider chain output, which can be used to synchronize
display enable output.
A clamp signal can be generated internally or provided
through the CLAMP pin. A high-bandwidth video amplifier
with adjustable gain allows fine tuning of the analog signal.
The advanced PLL uses an internal programmable feedback
divider. Two additional, independent programmable PLLs,
each with spread-spectrum functionality, support memory
and panel clock requirements.
3-channel 8-bit analog-to-digital conversion up to 165 MHz
Direct connection to analog input data (no external
pre-amplifier circuit needed)
Video amplifier: 500-MHz analog bandwidth,
software-adjustable gain
Dynamic Phase Adjust (DPA) for software-adjustable
analog sample points
Software selectable: One pixel per clock (for 24-bit
pixels) or two pixels per clock (for a total of 48 bits)
Internal clamp circuit. Very low jitter.
Low-voltage TTL clock outputs, synchronized with
digital pixel data outputs
Independent software reset for PLLs and DPA
Double-buffered PLL and DPA control registers
Two additional PLLs with spread spectrum for memory
and panel clock
External/internal loop-filter selection with software
Automatic Power-On Reset (POR) detection
Uses 3.3 VDC. Digital inputs are 5-V tolerant.
Industry-standard 2-wire serial bus interface speeds:
low (100 kHz), high (400 kHz), or ultra (800 kHz)
Lock detection available in hardware and software
144-pin low-profile quad flat pack (LQFP) package
Applications
LCD displays, LCD projectors, plasma displays, and
projection TVs
ICS1531
Functional
Block Diagram
Red
Green
Blue
VSYNC
HSYNC
SDA
SCL
XTAL In
XTAL O ut
CLAMP
CLAMP
CLAMP
PLL
Serial IF POR
Crystal
O s c illa t o r
ADC
ADC
ADC
D PA
PLL
PLL
Spread Spectrum
Spread Spectrum
RA0-RA7
RB0-RB7
G A 0 -G A 7
G B 0 -G B 7
B A 0 -B A 7
B B 0 -B B 7
AD C R C LK
ADCSYNC
REF
MCLK
PNLCLK
ICS1531 Rev N 12/1/99
December 8, 2000 2:31pm
PRODUCT PREVIEW documents contain information on new products in
the sampling or preproduction phase of development. Characteristic data
and other specifications are subject to change without notice.
December, 1999

line_dark_gray
ICS1531 equivalent
ICS1531 Data Sheet - Preliminary
Chapter 2 Summary
2.3 Phase-Locked Loop (Generates Pixel Clock from Input HSYNC)
The ICS1531 uses a phase-locked loop (PLL) to generate its pixel clock output frequency. A PLL is a
closed-loop feedback system that locks an output signal’s phase and frequency to that of a reference input
signal’s phase and frequency. In the case of the ICS1531, when its PLL is locked it locks a pixel clock
output to that of an HSYNC signal from input video.For a block diagram of the ICS1531 PLL, see Figure 4-1
and Figure 4-2.
2.3.1 Phase/Frequency Detector (Compares Two Input Signals)
The first section of the PLL is the Phase/Frequency Detector (PFD). To use the PLL, first the PFD must be
enabled either through hardware control (with a signal from the PDEN pin) or software control (Reg 00:1-0).
Once the PFD is enabled, the PFD compares both the phase and frequency of the following two input
signals.
PFD Input Signal 1: External HSYNC Signal or Internal Oscillator Signal
The first input to the PFD can be selected from either the external HSYNC signal or the ICS1531 internal
crystal oscillator signal (Reg 00:5).
– External HSYNC signal
Typically, one of the input signals to the PFD comes from the HSYNC of a PC display controller. This
input HSYNC signal can have a transition time of tens of nanoseconds. Furthermore, if the input
HSYNC signal is from a remote source, its pulses can degrade.
A high-performance Schmitt trigger (Reg 00:7-6) conditions the HSYNC pulse before it is input to the
PFD. The polarity of this input pulse can be programmed (Reg 00:2). The result of this conditioning
is REF, a clean reference clock signal that in comparison to the input HSYNC signal has a short
transition time. [For more information on adjusting the HSYNC signal, see Section 2.6, “Dynamic
Phase Adjust (Positions Pixel Clock on Sub-Pixel Basis)”.]
– Internal crystal oscillator
Alternatively, one of the input signals to the PFD can be from the ICS1531 internal crystal oscillator
(Regs 07:7-0 and 2C:6-4).
PFD Input Signal 2: Signal from Feedback Loop
The second input to the PFD comes from the output of the PLL feedback loop, which results from the
processing that takes place with the charge pump, filter, voltage-controlled oscillator, post-scaler divider,
and feedback divider. That is, the PLL output (the signal from the feedback loop) also appears as one of
the two inputs to the PFD.
As a result of the comparison of the two input signals, the PFD processes the inputs so there is the proper
ratio between them. Then the PFD uses the output to drive a charge pump.
2.3.2 Charge Pump (Boosts Voltage Gain of Signal from PFD)
The charge pump, which is a current-source and current-sink pair, boosts the voltage gain of the signal
from the PFD. This PFD signal gain is programmable over a 7-bit range up to 128 µA (Reg 01:2-0).
2.3.3 Loop Filter (Filters Output from Charge Pump)
The loop filter, which is a capacitance and resistance in series, acts as a low-bandpass filter for the
frequency output from the charge pump. The ICS1531 can select between either an external loop filter, or
more typically, an internal loop filter (Reg 08:0). The advantage of the internal filter is that it can be used for
all Video Electronics Standards Association (VESA) timing modes, for ease in manufacturing.
Note:
VESA establishes standard timing specifications for the personal-computer industry. Although
many computer manufacturers require that display controllers adhere to the VESA timing
specifications, there is no enforcement. As a result, not all display controllers conform precisely
to the VESA timing specifications.
ICS1531 Rev N 12/1/99
Copyright © 1999, Integrated Circuit Systems, Inc.
All rights reserved.
December, 1999
5


line_dark_gray

Preview 5 Page


Part Details

On this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for ICS1531 electronic component.


Information Total 30 Pages
Link URL [ Copy URL to Clipboard ]
Download [ ICS1531.PDF Datasheet ]

Share Link :

Electronic Components Distributor


An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists.


SparkFun Electronics Allied Electronics DigiKey Electronics Arrow Electronics
Mouser Electronics Adafruit Newark Chip One Stop


Featured Datasheets

Part NumberDescriptionMFRS
ICS1531The function is Triple 8-bit MSPS A/D Converters with Line-Locked Clock Generator. Integrated Circuit SystemsIntegrated Circuit Systems

Semiconductors commonly used in industry:

1N4148   |   BAW56   |   1N5400   |   NE555   |  

LM324   |   BC327   |   IRF840  |   2N3904   |  



Quick jump to:

ICS1     1N4     2N2     2SA     2SC     74H     BC     HCF     IRF     KA    

LA     LM     MC     NE     ST     STK     TDA     TL     UA    



Privacy Policy   |    Contact Us     |    New    |    Search