|
|
PDF DS1500 Data sheet ( Hoja de datos )
| Número de pieza | DS1500 | |
| Descripción | Y2K Watchdog RTC with Nonvolatile Control | |
| Fabricantes | Dallas Semiconducotr | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de DS1500 (archivo pdf) en la parte inferior de esta página. Total 19 Páginas | ||
|
No Preview Available !
www.maxim-ic.com
GENERAL DESCRIPTION
The DS1500 is a full-function, year 2000-compliant
real-time clock/calendar (RTC) with an alarm,
watchdog timer, power-on reset, battery monitors,
256 bytes of on-board nonvolatile (NV) SRAM, NV
control for backing up an external SRAM, and a
32.768kHz output. User access to all registers within
the DS1500 is accomplished with a byte-wide
interface, as shown in Figure 7. The RTC registers
contain century, year, month, date, day, hours,
minutes, and seconds data in 24-hour binary-coded
decimal (BCD) format. Corrections for day of month
and leap year are made automatically.
APPLICATIONS
Remote Systems
Battery-Backed Systems
Telecom Switches
Office Equipment
Consumer Electronics
ORDERING INFORMATION
PART
TEMP RANGE PIN-PACKAGE
DS1500YEN -40°C to +85°C 32 TSOP
DS1500WEN -40°C to +85°C 32 TSOP
Selector Guide appears at end of data sheet.
Typical Operating Circuit appears at end of data sheet.
DS1500
Y2K Watchdog RTC with
Nonvolatile Control
FEATURES
§ BCD-Coded Century, Year, Month, Date, Day,
Hours, Minutes, and Seconds with Automatic
Leap-Year Compensation Valid Up to the Year
2100
§ Programmable Watchdog Timer and RTC Alarm
§ Century Register; Y2K-Compliant RTC
§ Automatic Battery Backup and Write Protection
to External SRAM
§ +5V Operation
§ Precision Power-On Reset
§ Power-Control Circuitry Supports System Power-
On from Date/Day/Time Alarm or Key Closure
§ 256 Bytes User NV RAM
§ Auxiliary Battery Input
§ Accuracy Better than ±1 Minute/Month at +25°C
§ Day-of-Week/Date Alarm Register
§ Battery Voltage-Level Indicator Flags
§ Industrial Temperature Range: -40°C to +85°C
PIN CONFIGURATION
TOP VIEW
Dallas
Semiconductor
DS1500
TSOP
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device
may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.
1 of 19
REV: 030603
1 page  
DS1500 Y2KC Watchdog RTC with Nonvolatile Control
Figure 2. Write Cycle Timing, Write-Enable-Controlled
A0-A4
CS
WE
DQ0-DQ7
tWC
VALID
tAS
VALID
tAH
tAS tWEW tWR
DATA OUTPUT
tWEZ
tDS tDH
DATA INPUT
DATA INPUT
Figure 3. Write Cycle Timing, Chip-Select-Controlled
tWC
A0-A4
CS
WE
DQ0-DQ7
VALID
tAS tCSW
tAH
tAS tWR
tD S
DATA INPUT
tDH
VALID
DATA INPUT
5 of 19
5 Page 
DS1500 Y2KC Watchdog RTC with Nonvolatile Control
DETAILED DESCRIPTION
The RTC registers are double buffered into an internal and external set. The user has direct access to the external
set. Clock/calendar updates to the external set of registers can be disabled and enabled to allow the user to access
static data. When the crystal oscillator is turned on, the internal set of registers are continuously updated; this
occurs regardless of external register settings to guarantee that accurate RTC information is always maintained.
The DS1500 contains its own power-fail circuitry that automatically deselects the device when the VCCI supply falls
below a power-fail trip point. This feature provides a high degree of data security during unpredictable system
operation caused by low VCCI levels. An external SRAM can be made nonvolatile by using the VCCO and CEO pins.
Nonvolatile control of the external SRAM is analogous to that of the RTC registers. When VCCI slews down during a
power fail, CEO is driven to an inactive level regardless of CEI. This write protection occurs when VCCI is less than
the power-fail trip point.
The DS1500 has interrupt (IRQ), power control (PWR), and reset (RST) outputs that can be used to control CPU
activity. The IRQ interrupt or RST outputs can be invoked as the result of a time-of-day alarm, CPU watchdog
alarm, or a kickstart signal. The DS1500 power-control circuitry allows the system to be powered on by an external
stimulus, such as a keyboard or by a time and date (wakeup) alarm. The PWR output pin can be triggered by one
or either of these events, and can be used to turn on an external power supply. The PWR pin is under software
control, so that when a task is complete, the system power can then be shut down. The DS1500 power-on reset
can be used to detect a system power-down or failure and hold the CPU in a safe reset state until normal power
returns and stabilizes; the RST output is used for this function.
The DS1500 is a clock/calendar chip with the features described above. An external crystal and battery are the
only components required to maintain time-of-day and memory status in the absence of power..
Table 1. RTC Operating Modes
VCCI
VCCI > VPF
VSO < VCCI < VPF
VCCI < VSO < VPF
CS OE WE
VIH X X
VIL X VIL
VIL VIL VIH
VIL VIH VIH
X XX
X XX
DQ0–DQ7
High-Z
DIN
DOUT
High-Z
High-Z
High-Z
A0–A4
X
AIN
AIN
AIN
X
X
MODE
Deselect
Write
Read
Read
Deselect
Data Retention
POWER
Standby
Active
Active
Active
CMOS Standby
Battery Current
DATA READ MODE
The DS1500 is in read mode whenever CS (chip select) and OE (output enable) are low and WE (write enable) is
high. The device architecture allows ripple-through access to any valid address location. Valid data is available at
the DQ pins within tAA (address access) after the last address input is stable, provided that CS and OE access
times are satisfied. If CS or OE access times are not met, valid data is available at the latter of chip-enable access
(tCSA) or at output-enable access time (tOEA). The state of the data input/output pins (DQ) is controlled by CS and
OE. If the outputs are activated before tAA, the data lines are driven to an intermediate state until tAA. If the address
inputs are changed while CS and OE remain valid, output data remains valid for output-data hold time (tOH) but then
goes indeterminate until the next address access (Table 1).
DATA WRITE MODE
The DS1500 is in write mode whenever CS and WE are in their active state. The start of a write is referenced to the
latter occurring transition of CS or WE. The addresses must be held valid throughout the cycle. CS or WE must
return inactive for a minimum of tWR prior to the initiation of a subsequent read or write cycle. Data in must be valid
tDS prior to the end of the write and remain valid for tDH afterward. In a typical application, the OE signal is high
during a write cycle. However, OE can be active provided that care is taken with the data bus to avoid bus
contention. If OE is low prior to a high-to-low transition on WE, the data bus can become active with read data
defined by the address inputs. A low transition on WE then disables the outputs tWEZ after WE goes active (Table 1).
11 of 19
11 Page | ||
| Páginas | Total 19 Páginas | |
| PDF Descargar | [ Datasheet DS1500.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| DS1500 | Y2K Watchdog RTC with Nonvolatile Control | Dallas Semiconducotr |
| DS1500-3 | AC-DC / Distributed Power Front-End 2U |  Emerson |
| DS1501 | (DS1501 / DS1511) Y2K-Compliant Watchdog Real-Time Clocks | Dallas Semiconducotr |
| DS150DF1610 | DS150DF1610 12.5 to 15 Gbps 16-Channel Retimer |  Texas Instruments |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |