DataSheet39.com

What is 8403606JA?

This electronic component, produced by the manufacturer "Intersil Corporation", performs the same function as "2K x 8 Asynchronous CMOS Static RAM".


8403606JA Datasheet PDF - Intersil Corporation

Part Number 8403606JA
Description 2K x 8 Asynchronous CMOS Static RAM
Manufacturers Intersil Corporation 
Logo Intersil Corporation Logo 


There is a preview and 8403606JA download ( pdf file ) link at the bottom of this page.





Total 7 Pages



Preview 1 page

No Preview Available ! 8403606JA datasheet, circuit

HM-65162
March 1997
2K x 8 Asynchronous
CMOS Static RAM
Features
• Fast Access Time. . . . . . . . . . . . . . . . . . . . 70/90ns Max
• Low Standby Current. . . . . . . . . . . . . . . . . . . .50µA Max
• Low Operating Current . . . . . . . . . . . . . . . . . 70mA Max
• Data Retention at 2.0V . . . . . . . . . . . . . . . . . . .20µA Max
• TTL Compatible Inputs and Outputs
• JEDEC Approved Pinout (2716, 6116 Type)
• No Clocks or Strobes Required
• Equal Cycle and Access Time
• Single 5V Supply
• Gated Inputs
• No Pull-Up or Pull-Down Resistors Required
Description
The HM-65162 is a CMOS 2048 x 8 Static Random Access
Memory manufactured using the Intersil Advanced SAJI V
process. The device utilizes asynchronous circuit design for
fast cycle time and ease of use. The pinout is the JEDEC 24
pin DIP, and 32 pad 8-bit wide standard which allows easy
memory board layouts flexible to accommodate a variety of
industry standard PROMs, RAMs, ROMs and EPROMs. The
HM-65162 is ideally suited for use in microprocessor based
systems with its 8-bit word length organization. The conve-
nient output enable also simplifies the bus interface by allow-
ing the data outputs to be controlled independent of the chip
enable. Gated inputs lower operating current and also elimi-
nate the need for pull-up or pull-down resistors.
Ordering Information
PACKAGE
CERDIP
JAN#
SMD#
CLCC
SMD#
TEMP. RANGE
-40oC to +85oC
-55oC to +125oC
-55oC to +125oC
-40oC to +85oC
-55oC to 125oC
70ns/20µA (NOTE 1)
HM1-65162B-9
29110BJA
8403606JA
HM4-65162B-9
8403606ZA
NOTE:
1. Access time/data retention supply current.
90ns/40µA (NOTE 1)
HM1-65162-9
29104BJA
8403602JA
HM4-65162-9
8403602ZA
90ns/300µA (NOTE 1)
HM1-65162C-9
-
8403603JA
HM4-65162C-9
8403603ZA
PKG. NO.
F24.6
F24.6
F24.6
J32.A
J32.A
Pinouts
HM-65162
(CERDIP)
TOP VIEW
HM-65162
(CLCC)
TOP VIEW
PIN DESCRIPTION
A7 1
A6 2
A5 3
A4 4
A3 5
A2 6
A1 7
A0 8
DQ0 9
DQ1 10
DQ2 11
GND 12
24 VCC
23 A8
22 A9
21 W
20 G
19 A10
18 E
17 DQ7
16 DQ6
15 DQ5
14 DQ4
13 DQ3
4 3 2 1 32 31 30
A6 5
29 A8
A5 6
28 A9
A4 7
27 NC
A3 8
26 W
A2 9
25 G
A1 10
24 A10
A0 11
23 E
NC 12
22 DQ7
DQ0 13
21 DQ6
14 15 16 17 18 19 20
NC No Connect
A0 - A10 Address Input
E Chip Enable/Power Down
VSS/GND Ground
DQ0 - DQ7 Data In/Data Out
VCC
W
Power (+5V)
Write Enable
G Output Enable
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
6-1
File Number 3000.1

line_dark_gray
8403606JA equivalent
HM-65162
Timing Waveforms
ADDRESS
(1) TAVAX
(2) TAVQV
(8) TGHQZ
G
(5) TGLQV
(6) TGLQX
E
(7) TEHQZ
(3) TELQV
(9) TAVQX
Q
NOTE:
1. W is high for a Read Cycle.
(4) TELQX
FIGURE 1. READ CYCLE
Addresses must remain stable for the duration of the read
cycle. To read, G and E must be VIL and W VIH. The
output buffers can be controlled independently by G while E
is low. To execute consecutive read cycles, E may be tied
low continuously until all desired locations are accessed.
When E is low, addresses must be driven by stable logic
levels and must not be in the high impedance state.
ADDRESS
E
W
Q
D
(12) TAVWL
(16) TWLQZ
(10) TAVAX
(11) TELWH
(13) TWLWH
(20) TWLEH
(21)
TDVEH
(19) TWHQX
(14) TWHAX
NOTE:
1. G is low throughout Write Cycle.
(17) TDVWH
(22) TAVWH
FIGURE 2. WRITE CYCLE I
(18) TWHDX
To write, addresses must be stable, E low and W falling low
for a period no shorter than TWLWH. Data in is referenced
with the rising edge of W, (TDVWH and TWHDX). While
addresses are changing, W must be high. When W falls low,
the I/O pins are still in the output state for a period of TWLQZ
and input data of the opposite phase to the outputs must not
be applied, (Bus contention). If E transitions low
simultaneously with the W line transitioning low, or after the
W transition, the output will remain in a high impedance
state. G is held continuously low.
6-5


line_dark_gray

Preview 5 Page


Part Details

On this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for 8403606JA electronic component.


Information Total 7 Pages
Link URL [ Copy URL to Clipboard ]
Download [ 8403606JA.PDF Datasheet ]

Share Link :

Electronic Components Distributor


An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists.


SparkFun Electronics Allied Electronics DigiKey Electronics Arrow Electronics
Mouser Electronics Adafruit Newark Chip One Stop


Featured Datasheets

Part NumberDescriptionMFRS
8403606JAThe function is 2K x 8 Asynchronous CMOS Static RAM. Intersil CorporationIntersil Corporation

Semiconductors commonly used in industry:

1N4148   |   BAW56   |   1N5400   |   NE555   |  

LM324   |   BC327   |   IRF840  |   2N3904   |  



Quick jump to:

8403     1N4     2N2     2SA     2SC     74H     BC     HCF     IRF     KA    

LA     LM     MC     NE     ST     STK     TDA     TL     UA    



Privacy Policy   |    Contact Us     |    New    |    Search