PDF UMA1018M Data sheet ( Hoja de datos )

Número de pieza	UMA1018M
Descripción	Low-voltage dual frequency synthesizer for radio telephones
Fabricantes	NXP Semiconductors
Logotipo
Hay una vista previa y un enlace de descarga de UMA1018M (archivo pdf) en la parte inferior de esta página. Total 20 Páginas
No Preview Available ! INTEGRATED CIRCUITS DATA SHEET UMA1018M Low-voltage dual frequency synthesizer for radio telephones Product speciﬁcation Supersedes data of November 1994 File under Integrated Circuits, IC03 1995 Jun 27 1 page Philips Semiconductors Low-voltage dual frequency synthesizer for radio telephones Product speciﬁcation UMA1018M The high current pump is enabled via the control input FAST (pin 1). By appropriate connection to the loop filter, dual bandwidth loops are provided: short time constant during frequency switching (FAST mode) to speed-up channel changes and low bandwidth in the settled state (on-frequency) to reduce noise and breakthrough levels. The principal synthesizer speed-up charge pump (CPPF) is controlled by the FAST input in synchronization with phase detector operation in such a way that potential disturbances are minimized. The dead zone (caused by finite time taken to switch the current sources on or off) is cancelled by feedback from the normal pump output to the phase detector thereby improving linearity. An open drain transistor drives the output pin LOCK (pin 20). It is recommended that the pull-up resistor from this pin to VDD is chosen such that the value is high enough to keep the sink current in the LOW state below 400 µA. The circuit can be programmed to output either the phase error in the principal or auxiliary phase detectors or the combination from both detectors (OR function). The resultant output will be a current pulse with the duration of the selected phase error. By appropriate external filtering and threshold comparison an out-of-lock or an in-lock flag is generated. Auxiliary synthesizer The auxiliary synthesizer has a 14-bit main divider and an 11-bit reference divider. A separate power-down input AON (pin 19), disables currents in the auxiliary dividers, phase detector, and charge pump. The auxiliary input signal is amplified and fed to the main divider. The input buffer presents a high impedance, dominated by pin and pad capacitance. First divider stages use bipolar technology operating at input frequencies up to 300 MHz; the slower bits are CMOS. The auxiliary loop phase detector and charge pump use similar circuits to the main loop low-current phase comparator, including dead-zone compensation feedback. The auxiliary reference divider is clocked on the opposite edge of the principal reference divider to ensure that active edges arrive at the auxiliary and principal phase detectors at different times. This minimizes the potential for interference between the charge pumps of each loop. Serial programming bus A simple 3-line unidirectional serial bus is used to program the circuit. The 3 lines are DATA, CLK and E (enable). The data sent to the device is loaded in bursts framed by E. Programming clock edges and their appropriate data bits are ignored until E goes active LOW. The programmed information is loaded into the addressed latch when E returns inactive HIGH. Only the last 21 bits serially clocked into the device are retained within the programming register. Additional leading bits are ignored, and no check is made on the number of clock pulses. The fully static CMOS design uses virtually no current when the bus is inactive. It can always capture new programmed data even during power-down of main and auxiliary loops. However, when either principal synthesizer or auxiliary synthesizer or both are powered-on, the presence of a TCXO signal is required at pin 8 (fXTAL) for correct programming. Data format Data is entered with the most significant bit first. The leading bits make up the data field, while the trailing four bits are an address field. The UMA1018M uses 6 of the 16 available addresses. These are chosen to allow direct compatibility with the UAA2072M integrated front-end. The data format is shown in Table 1. The first entered bit is p1, the last bit is p21. The trailing address bits are decoded on the inactive edge of E. This produces an internal load pulse to store the data in one of the addressed latches. To ensure that the data is correctly loaded on first power-up, E should be held LOW and only taken HIGH after having programmed an appropriate register. To avoid erroneous divider ratios, the pulse is not allowed during data reads by the frequency dividers. This condition is guaranteed by respecting a minimum E pulse width after data transfer. The corresponding relationship between data fields and addresses is given in Table 2. 1995 Jun 27 5 5 Page Philips Semiconductors Low-voltage dual frequency synthesizer for radio telephones Product speciﬁcation UMA1018M SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT DAC output signal levels; pin 10; Rext = 12 to 24 kΩ IDAC V10 I10min Imonot DAC full scale output current output voltage compliance minimum DAC current worst case monotonicity test: ∆I × 2-----×-1---2-I--S-8--E----T- all codes 00 code note 1 1.5 × ISET 2 × ISET 0− −2 0.1 − 2.5 × ISET mA VDD − 0.4 V 5 µA 1.9 Lock detect output signal; pin 20; open-drain output VOL LOW level output voltage Isink = 0.4 mA − − 0.4 Note 1. ∆I is the change in DAC output current when making the code transitions: 3FH/40H or 1FH/20H. V SERIAL BUS TIMING CHARACTERISTICS VDD = VCC = 3 V; Tamb = 25 °C unless otherwise speciﬁed. SYMBOL PARAMETER MIN. TYP. MAX. UNIT Serial programming clock; CLK tr input rise time tf input fall time Tcy clock period Enable programming; E tSTART tEND tW tSU;E delay to rising clock edge delay from last falling clock edge minimum inactive pulse width enable set-up time to next clock edge Register serial input data; DATA tSU;DAT tHD;DAT input data to clock set-up time input data to clock hold time − 10 40 ns − 10 40 ns 100 − − ns 40 − − ns −20 − − ns 4000(1) − − ns 20 − − ns 20 − − ns 20 − − ns Note 1. The minimum pulse width (tW) can be smaller than 4 µs provided all the following conditions are satisfied: a) Principal main divider input frequency fVCO > 2--t--5W---6-- b) Auxiliary main divider input frequency fAI > 3-t--W-2-- c) Reference divider input frequency fXTAL > t--3W--- 1995 Jun 27 11 11 Page

Páginas	Total 20 Páginas
PDF Descargar	[ Datasheet UMA1018M.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
UMA1018M	Low-voltage dual frequency synthesizer for radio telephones	NXP Semiconductors

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar