DataSheet39.com

What is 73K224BL?

This electronic component, produced by the manufacturer "ETC", performs the same function as "Single-Chip Modem w/ Integrated Hybrid".


73K224BL Datasheet PDF - ETC

Part Number 73K224BL
Description Single-Chip Modem w/ Integrated Hybrid
Manufacturers ETC 
Logo ETC Logo 


There is a preview and 73K224BL download ( pdf file ) link at the bottom of this page.





Total 30 Pages



Preview 1 page

No Preview Available ! 73K224BL datasheet, circuit

73K224BL
V.22bis/V.22/V.21/Bell 212A/103
Single-Chip Modem w/ Integrated Hybrid
DESCRIPTION
The 73K224BL is a highly integrated single-chip
modem IC which provides the functions needed to
construct a V.22bis compatible modem, capable of
2400 bit/s full-duplex operation over dial-up lines.
The 73K224BL is an enhancement of the 73K224L
single-chip modem which adds the hybrid hook
switch control, and driver to the 73K224L. The
73K224BL integrates analog, digital, and switched-
capacitor array functions on a single chip, offering
excellent performance and a high level of functional
integration in a 32-Lead PLCC and 44-Lead TQFP
package.
The 73K224BL operates from a single +5 V supply
for low power consumption.
The 73K224BL is designed to appear to the systems
designer as a microprocessor peripheral, and will
easily interface with popular single-chip micro-
processors (80C51 typical) for control of modem
functions through its 8-bit multiplexed address/data
bus or via an optional serial control bus. An ALE
control simplifies address demultiplexing. Data
communications normally occur through a separate
serial port.
(continued)
FEATURES
April 2000
Includes features of 73K224L single-chip
modem
On chip 2-wire/4-wire hybrid driver and off
hook relay buffer driver
One-chip multi-mode V.22bis/V.22/V.21 and
Bell 212A/103 compatible modem data pump
FSK (300 bit/s), DPSK (600, 1200 bit/s), or
QAM (2400 bit/s) encoding
Software compatible with other TDK
Semiconductor K-Series one-chip modems
Interfaces directly with standard micro-
processors (80C51 typical)
Parallel or serial bus for control
Selectable internal buffer/debuffer and
scrambler/descrambler functions
All asynchronous and synchronous
operating modes (internal, external, slave)
(continued)
BLOCK DIAGRAM
OH
8-BIT
µP
BUS
INTERFACE
TXD
RXD
SERIAL
INTERFACE
FSK
MODULATOR
DTMF,
ANSWER,
GUARD &
CALLING
TONE
GENERATOR
BUFFER
SCRAMBLER
DI-BIT/
QUAD-BIT
ENCODER
FIR
PULSE
SHAPER
QAM/
DPSK
MODULATOR
EQUALIZER
FILTER
FILTER
ATTENUATOR
DEBUFFER
DESCRAMBLER
DI-BIT/
QUAD-BIT
DECODER
DIGITAL
SIGNAL
PROCESSOR
RECEIVE
FUNCTIONS
TONE
DETECTION
FILTER
A/D
EQUALIZER
FIXED
DEMODULATOR
FILTER
AGC
2W/4W
HYBRID
GAIN
BOOST
FILTER
TXA1
TXA2
RXA

line_dark_gray
73K224BL equivalent
PIN DESCRIPTION
POWER
NAME
GND
VDD
PIN
1
16
VREF
31
ISET
28
73K224BL
V.22bis/V.22/V.21/Bell 212A/103
Single-Chip Modem w/ Integrated Hybrid
TYPE
I
I
O
I
DESCRIPTION
System ground
Power supply input, 5 V ±10% (73K224BL). Bypass with 0.1
and 22 µF capacitors to GND.
An internally generated reference voltage. Bypass with
0.1 µF capacitor to ground.
Chip current reference. Sets bias current for op-amps. The
chip current is set by connecting this pin to VDD through a
2 Mresistor. ISET should be bypassed to GND with a
0.1 µF capacitor.
PARALLEL MICROPROCESSOR CONTROL INTERFACE MODE
ALE
AD0-AD7
CS
CLK
INT
RD
RESET
13
5-12
23
2
20
15
30
I ADDRESS LATCH ENABLE: The falling edge of ALE latches
the address on AD0-AD2 and the chip select on CS.
I/O ADDRESS/DATA BUS: These bi-directional tri-state
multiplexed lines carry information to and from the internal
registers.
I CHIP SELECT: A low on this pin during the falling edge of
ALE allows a read cycle or a write cycle to occur. AD0-AD7
will not be driven and no registers will be written if CS
(latched) is not active. The state of CS is latched on the
falling edge of ALE.
O OUTPUT CLOCK: This pin is selectable under processor
control to be either the crystal frequency (for use as a
processor clock) or 16 times the data rate for use as a baud
rate clock in DPSK modes only. The pin defaults to the
crystal frequency on reset.
O INTERRUPT: This open drain output signal is used to inform
the processor that a detect flag has occurred. The processor
must then read the Detect Register to determine which detect
triggered the interrupt. INT will stay low until the processor
reads the detect register or does a full reset.
I READ: A low requests a read of the 73K224BL internal
registers. Data can not be output unless both RD and the
latched CS are active or low.
I RESET: An active high signal on this pin will put the chip into
an inactive state. All Control Register bits (CR0, CR1, tone)
will be reset. The output of the CLK pin will be set to the
crystal frequency. An internal pull-down resistor permits
power-on-reset using a capacitor to VDD.
5


line_dark_gray

Preview 5 Page


Part Details

On this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for 73K224BL electronic component.


Information Total 30 Pages
Link URL [ Copy URL to Clipboard ]
Download [ 73K224BL.PDF Datasheet ]

Share Link :

Electronic Components Distributor


An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists.


SparkFun Electronics Allied Electronics DigiKey Electronics Arrow Electronics
Mouser Electronics Adafruit Newark Chip One Stop


Featured Datasheets

Part NumberDescriptionMFRS
73K224BLThe function is Single-Chip Modem w/ Integrated Hybrid. ETCETC
73K224BL-IGTThe function is Single-Chip Modem w/ Integrated Hybrid. ETCETC
73K224BL-IHThe function is Single-Chip Modem w/ Integrated Hybrid. ETCETC

Semiconductors commonly used in industry:

1N4148   |   BAW56   |   1N5400   |   NE555   |  

LM324   |   BC327   |   IRF840  |   2N3904   |  



Quick jump to:

73K2     1N4     2N2     2SA     2SC     74H     BC     HCF     IRF     KA    

LA     LM     MC     NE     ST     STK     TDA     TL     UA    



Privacy Policy   |    Contact Us     |    New    |    Search