PDF HY57V643220CLT-5 Data sheet ( Hoja de datos )

Número de pieza	HY57V643220CLT-5
Descripción	4 Banks x 512K x 32Bit Synchronous DRAM
Fabricantes	Hynix Semiconductor
Logotipo
Hay una vista previa y un enlace de descarga de HY57V643220CLT-5 (archivo pdf) en la parte inferior de esta página. Total 12 Páginas
No Preview Available ! HY57V643220C 4 Banks x 512K x 32Bit Synchronous DRAM DESCRIPTION The Hynix HY57V643220C is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the memory applications which require wide data I/O and high bandwidth. HY57V643220C is organized as 4banks of 524,288x32. HY57V643220C is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and out- puts are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL. Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.) FEATURES • JEDEC standard 3.3V power supply • Auto refresh and self refresh • All device pins are compatible with LVTTL interface • 4096 refresh cycles / 64ms • JEDEC standard 400mil 86pin TSOP-II with 0.5mm of • Programmable Burst Length and Burst Type pin pitch - 1, 2, 4, 8 or full page for Sequential Burst • All inputs and outputs referenced to positive edge of system clock - 1, 2, 4 or 8 for Interleave Burst • Data mask function by DQM0,1,2 and 3 • Internal four banks operation • Programmable CAS Latency ; 2, 3 Clocks • Burst Read Single Write operation ORDERING INFORMATION Part No. HY57V643220C(L)T-47 HY57V643220C(L)T-5 HY57V643220C(L)T-55 HY57V643220C(L)T-6 HY57V643220C(L)T-7 HY57V643220C(L)T-8 HY57V643220C(L)T-P HY57V643220C(L)T-S Clock Frequency 212MHz 200MHz 183MHz 166MHz 143MHz 125MHz 100MHz 100MHz Power Normal/ Low Power Organization 4Banks x 512Kbits x32 Interface LVTTL Package 400mil 86pin TSOP II This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.8/Aug. 02 1 1 page CAPACITANCE (TA=25×C, f=1MHz, VDD=3.3V) Parameter Input capacitance Data input / output capacitance Pin CLK A0 ~ A10, BA0, BA1, CKE, CS, RAS, CAS, WE, DQM0~3 DQ0 ~ DQ31 OUTPUT LOAD CIRCUIT Symbol CI1 CI2 CI/O Min 2.5 2.5 4 HY57V643220C Max Unit 3.5 pF 3.8 pF 6.5 pF Output Vtt=1.4V RT=500 Ω 30pF Output Z0 = 50Ω Vtt=1.4V RT=50 Ω 30pF DC Output Load Circuit AC Output Load Circuit DC CHARACTERISTICS I (DC operating conditions unless otherwise noted) Parameter Input leakage current Output leakage current Output high voltage Output low voltage Symbol ILI ILO VOH VOL Min. -1 -1 2.4 - Note : 1.VIN = 0 to 3.6V, All other pins are not under test = 0V 2.DOUT is disabled, VOUT=0 to 3.6V Max 1 1 - 0.4 Unit uA uA V V Note 1 2 IOH = -2mA IOL = +2mA Rev. 0.8/Aug. 02 5 5 Page HY57V643220C COMMAND TRUTH TABLE Command CKEn-1 CKEn CS Mode Register Set No Operation Bank Active Read Read with Autoprecharge Write Write with Autoprecharge Precharge All Banks Precharge selected Bank Burst Stop DQM Auto Refresh Burst-READ-Single-WRITE Self Refresh1 Entry Exit H H H H H H H H H H H L Precharge power down Entry H Exit L Clock Suspend Entry Exit H L XL H X L XL XL XL XL XL HL XL LL H H L H L L H H L H L L H RAS CAS LL XX HH LH HL HL LH HH X LL LL LL XX HH XX HH XX HH XX VV X WE DQM ADDR A10/ AP BA LX OP code X X H X HX RA V L H X CA H V L L X CA H V HX LX X LV LX X VX HX X L X A9 Pin High (Other Pins OP code) HX X X H X X X H X X H X X X V X X Note Note : 1. Exiting Self Refresh occurs by asynchronously bringing CKE from low to high 2. X = Don’t care, H = Logic High, L = Logic Low. BA =Bank Address, RA = Row Address, CA = Column Address, Opcode = Operand Code, NOP = No Operation Rev. 0.8/Aug. 02 11 11 Page

Páginas	Total 12 Páginas
PDF Descargar	[ Datasheet HY57V643220CLT-5.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
HY57V643220CLT-47	4 Banks x 512K x 32Bit Synchronous DRAM	Hynix Semiconductor
HY57V643220CLT-5	4 Banks x 512K x 32Bit Synchronous DRAM	Hynix Semiconductor
HY57V643220CLT-55	4 Banks x 512K x 32Bit Synchronous DRAM	Hynix Semiconductor
HY57V643220CLT-6	4 Banks x 512K x 32Bit Synchronous DRAM	Hynix Semiconductor

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar