MPC972 Datasheet PDF - Motorola Semiconductors
Part Number | MPC972 | |
Description | LOW VOLTAGE PLL CLOCK DRIVER | |
Manufacturers | Motorola Semiconductors | |
Logo | ||
There is a preview and MPC972 download ( pdf file ) link at the bottom of this page. Total 16 Pages |
Preview 1 page No Preview Available ! MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order Number: MPC972/D
Rev 6, 09/2001
Low Voltage PLL Clock Driver
The MPC972 is a 3.3 V compatible, PLL based clock driver device
targeted for high performance CISC or RISC processor based systems.
With output frequencies of up to 125 MHz and skews of 550 ps the MPC972
is ideally suited for most synchronous systems. The device offers twelve low
skew outputs plus a feedback and sync output for added flexibility and ease
of system implementation.
MPC972
• Fully Integrated PLL
• Output Frequency up to 125 MHz
• Compatible with PowerPC and Pentium Microprocessors
• LQFP Packaging
• 3.3 V VCC
LOW VOLTAGE
PLL CLOCK DRIVER
• ± 100 ps Typical Cycle–to–Cycle Jitter
The MPC972 features an extensive level of frequency programmability
between the 12 outputs as well as the input vs output relationships. Using
the select lines output frequency ratios of 1:1, 2:1, 3:1, 3:2, 4:1, 4:3, 5:1, 5:2,
5:3, 6:1 and 6:5 between outputs can be realized by pulsing low one clock
edge prior to the coincident edges of the Qa and Qc outputs. The Sync
output will indicate when the coincident rising edges of the above
relationships will occur. The selectability of the feedback frequency is
independent of the output frequencies, this allows for very flexible
programming of the input reference vs output frequency relationship. The
output frequencies can be either odd or even multiples of the input
reference. In addition the output frequency can be less than the input
SCALE 2:1
frequency for applications where a frequency needs to be reduced by a
non–binary factor. The Power–On Reset ensures proper programming if the
FA SUFFIX
frequency select pins are set at power up. If the fselFB2 pin is held high, it
may be necessary to apply a reset after power–up to ensure
52–LEAD LQFP PACKAGE
CASE 848D-03
synchronization between the QFB output and the other outputs. The internal
power–on reset is designed to provide this function, but with power–up
conditions being dependent, it is difficult to guarantee. All other conditions of
the fsel pins will automatically synchronize during PLL lock acquisition.
The MPC972 offers a very flexible output enable/disable scheme. This enable/disable scheme helps facilitate system debug as
well as provide unique opportunities for system power down schemes to meet the requirements of “green” class machines. The
MPC972 allows for the enabling of each output independently via a serial input port. When disabled or “frozen” the outputs will be
locked in the “LOW” state, however the internal state machines will continue to run. Therefore when “unfrozen” the outputs will
activate synchronous and in phase with those outputs which were not frozen. The freezing and unfreezing of outputs occurs only
when they are already in the “LOW” state, thus the possibility of runt pulse generation is eliminated. A power-on reset will ensure
that upon power up all of the outputs will be active. Note that all of the control inputs on the MPC972 have internal pull–up resistors.
The MPC972 is fully 3.3 V compatible and requires no external loop filter components. All inputs accept LVCMOS/LVTTL
compatible levels while the outputs provide LVCMOS levels with the capability to drive 50 Ω transmission lines. For series
terminated lines each MPC972 output can drive two 50 Ω lines in parallel thus effectively doubling the fanout of the device.
The MPC972 can consume significant power in some configurations. Users are encouraged to review Application Note
AN1545/D in the Advanced Clock Drivers Device Data book (DL207/D) for a discussion on the thermal issues with the MPC family
of clock drivers.
PowerPC is a trademark of International Business Machines Corporation. Pentium is a trademark of Intel Corporation.
Motorola, Inc. 2001
t
|
|
MPC972
ABSOLUTE MAXIMUM RATINGS*
Symbol
Parameter
Min Max Unit
VCC Supply Voltage
–0.3 4.6 V
VI Input Voltage
–0.3
VCC + 0.3
V
IIN Input Current
±20 mA
TStor
Storage Temperature Range
–40 125 °C
* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions
beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.
THERMAL CHARACTERISTICS
Proper thermal management is critical for reliable system operation. This is especially true for high fanout and high drive
capability products. Generic thermal information is available for the Motorola Clock Driver products. The means of calculating die
power, the corresponding die temperature and the relationship to long–term reliability is addressed in the Motorola application note
AN1545.
DC CHARACTERISTICS (Note 3.; TA = 0° to 70°C; VCC = 3.3 V ±5%)
Symbol
Characteristic
Min Typ Max Unit
Condition
VCCA
VIH
VIL
VOH
Analog VCC Voltage
Input HIGH Voltage
Input LOW Voltage
Output HIGH Voltage
2.935
2.0
2.4
VCC
3.6
V
V
0.8 V
V IOH = –20 mA (Note 1.)
VOL
IIN
ICC
ICCA
CIN
Output LOW Voltage
Input Current
Maximum Quiescent Supply Current
Analog VCC Current
Input Capacitance
0.5
±120
V IOL = 20 mA (Note 1.)
µA Note 2.
190 215 mA All VCC PIns
15 20 mA
4 pF
Cpd Power Dissipation Capacitance
25 pF Per Output
1. The MPC972 outputs can drive series or parallel terminated 50 Ω (or 50 Ω to VCC/2) transmission lines on the incident edge (see Applications
Info section).
2. Inputs have pull–up/pull–down resistors which affect input current.
3. Special thermal handling may be required in some configurations.
PLL INPUT REFERENCE CHARACTERISTICS (TA = 0° to 70°C)
Symbol
Characteristic
Min
Max Unit
Condition
tr, tf TCLK Input Rise/Falls
fref Reference Input Frequency
Note 4.
3.0
100
Note 4.
ns
MHz
frefDC
Reference Input Duty Cycle
25 75 %
txtal Crystal Oscillator Frequency
10 25 MHz Note 5.
4. Maximum input reference frequency is limited by the VCO lock range and the feedback divider or 100MHz, minimum input reference frequency
is limited by the VCO lock range and the feedback divider.
5. See Applications Info section for more crystal information.
MOTOROLA
5
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for MPC972 electronic component. |
Information | Total 16 Pages | |
Link URL | [ Copy URL to Clipboard ] | |
Download | [ MPC972.PDF Datasheet ] |
Share Link :
Electronic Components Distributor
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
Part Number | Description | MFRS |
MPC970 | The function is LOW VOLTAGE PLL CLOCK DRIVER. Motorola Semiconductors | |
MPC972 | The function is LOW VOLTAGE PLL CLOCK DRIVER. Motorola Semiconductors | |
MPC973 | The function is LOW VOLTAGE PLL CLOCK DRIVER. Motorola Semiconductors | |
Semiconductors commonly used in industry:
1N4148 |  
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
MPC9
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA |