|
|
PDF CY7C1370DV25 Data sheet ( Hoja de datos )
| Número de pieza | CY7C1370DV25 | |
| Descripción | 18-Mbit (512K x 36/1M x 18) Pipelined SRAM | |
| Fabricantes | Cypress Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CY7C1370DV25 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
CY7C1370DV25
CY7C1372DV25
18-Mbit (512K × 36/1M × 18)
Pipelined SRAM with NoBL™ Architecture
18-Mbit (512K × 36/1M × 18) Pipelined SRAM with NoBL™ Architecture
Features
■ Pin-compatible and functionally equivalent to ZBT™
■ Supports 200-MHz bus operations with zero wait states
❐ Available speed grades are 200 and 167 MHz
■ Internally self-timed output buffer control to eliminate the need
to use asynchronous OE
■ Fully registered (inputs and outputs) for pipelined operation
■ Byte write capability
■ Single 2.5 V core power supply (VDD)
■ 2.5 V I/O power supply (VDDQ)
■ Fast clock-to-output times
❐ 3.0 ns (for 200-MHz device)
■ Clock enable (CEN) pin to suspend operation
■ Synchronous self-timed writes
■ Available in JEDEC-standard Pb-free 100-pin TQFP, and non
Pb-free 165-ball FBGA packages
■ IEEE 1149.1 JTAG-compatible boundary scan
■ Burst capability – linear or interleaved burst order
■ “ZZ” sleep mode option and stop clock option
Functional Description
The CY7C1370DV25 and CY7C1372DV25 are 2.5 V, 512K × 36
and 1M × 18 synchronous pipelined burst SRAMs with No Bus
Latency™ (NoBL logic, respectively. They are designed to
support unlimited true back-to-back read/write operations with
no wait states. The CY7C1370DV25 and CY7C1372DV25 are
equipped with the advanced NoBL logic required to enable
consecutive read/write operations with data being transferred on
every clock cycle. This feature dramatically improves the
throughput of data in systems that require frequent write/read
transitions. The CY7C1370DV25 and CY7C1372DV25 are
pin-compatible and functionally equivalent to ZBT devices.
All synchronous inputs pass through input registers controlled by
the rising edge of the clock. All data outputs pass through output
registers controlled by the rising edge of the clock. The clock
input is qualified by the clock enable (CEN) signal, which when
deasserted suspends operation and extends the previous clock
cycle.
Write operations are controlled by the byte write selects
(BWa–BWd for CY7C1370DV25 and BWa–BWb for
CY7C1372DV25) and a write enable (WE) input. All writes are
conducted with on-chip synchronous self-timed write circuitry.
Three synchronous chip enables (CE1, CE2, CE3) and an
asynchronous output enable (OE) provide for easy bank
selection and output three-state control. In order to avoid bus
contention, the output drivers are synchronously three-stated
during the data portion of a write sequence.
For a complete list of related documentation, click here.
Selection Guide
Maximum access time
Maximum operating current
Maximum CMOS standby current
Description
200 MHz
3.0
300
70
167 MHz
3.4
275
70
Unit
ns
mA
mA
Errata: For information on silicon errata, see “Errata” on page 30. Details include trigger conditions, devices affected, and proposed workaround.
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 38-05558 Rev. *P
• San Jose, CA 95134-1709 • 408-943-2600
Revised November 3, 2016
1 page  
CY7C1370DV25
CY7C1372DV25
Pin Configurations
Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout [1]
DQPc
DQc
DQc
VDDQ
VSS
DQc
DQc
DQc
DQc
VSS
VDDQ
DQc
DQc
NC
VDD
NC
VSS
DQd
DQd
VDDQ
VSS
DQd
DQd
DQd
DQd
VSS
VDDQ
DQd
DQd
DQPd
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
CY7C1370DV25
(512K × 36)
80 DQPb NC 1
79 DQb
NC 2
78 DQb NC 3
77 VDDQ VDDQ 4
76 VSS
VSS
5
75 DQb NC 6
74 DQb
NC 7
73 DQb DQb 8
72 DQb DQb 9
71
70
VSS
VDDQ
VSS
VDDQ
10
11
69 DQb DQb 12
68
67
DQb DQb
VSS NC
66 NC
65 VDD
64 ZZ
VDD
NC
VSS
13
14
15
16
17
63 DQa DQb 18
62
61
60
DQa
VDDQ
VSS
DQb
VDDQ
VSS
19
20
21
59 DQa DQb 22
58 DQa DQb 23
57 DQa DQPb 24
56 DQa NC 25
55
54
VSS
VDDQ
VVDSDSQ
26
27
53 DQa NC 28
52 DQa NC 29
51 DQPa NC 30
CY7C1372DV25
(1M × 18)
80 A
79 NC
78 NC
77 VDDQ
76 VSS
75 NC
74 DQPa
73 DQa
72 DQa
71 VSS
70 VDDQ
69 DQa
68 DQa
67 VSS
66 NC
65 VDD
64 ZZ
63 DQa
62 DQa
61 VDDQ
60 VSS
59 DQa
58 DQa
57 NC
56 NC
55 VSS
54 VDDQ
53 NC
52 NC
51 NC
Note
1. Errata: The ZZ pin (Pin 64) needs to be externally connected to ground. For more information, see “Errata” on page 30.
Document Number: 38-05558 Rev. *P
Page 5 of 34
5 Page 
CY7C1370DV25
CY7C1372DV25
Truth Table
The truth table for CY7C1370DV25/CY7C1372DV25 follows. [6, 7, 8, 9, 10, 11, 12]
Operation
Deselect cycle
Continue deselect cycle
Read cycle (begin burst)
Read cycle (continue burst)
NOP/dummy read (begin burst)
Dummy read (continue burst)
Write cycle (begin burst)
Write cycle (continue burst)
NOP/write abort (begin burst)
Write abort (continue burst)
Ignore clock edge (stall)
Sleep mode
Address Used CE ZZ ADV/LD WE BWx OE CEN CLK
DQ
None
H L L X X X L L–H Tri-state
None
X L H X X X L L–H Tri-state
External L L L H X L L L–H Data out (Q)
Next
X L H X X L L L–H Data out (Q)
External L L L H X H L L–H Tri-state
Next
X L H X X H L L–H Tri-state
External L L L L L X L L–H Data in (D)
Next
X L H X L X L L–H Data in (D)
None
L L L L H X L L–H Tri-state
Next
X L H X H X L L–H Tri-state
Current X L X X X X H L–H
–
None
X H X X X X X X Tri-state
Notes
6.
X=
that
“Don't Care”, H =
the desired byte
Logic HIGH,
write selects
L = Logic LOW, CE stands for all chip enables active. BWx =
are asserted, see Write Cycle Description table for details.
L
signifies
at
least
one
byte
write
select
is
active,
BWx
=
valid
signifies
7. Write is defined by WE and BWX. See Write Cycle Description table for details.
8. When a write cycle is detected, all I/Os are tri-stated, even during byte writes.
9. The DQ and DQP pins are controlled by the current cycle and the OE signal.
10. CEN = H inserts wait states.
11. Device will power-up deselected and the I/Os in a tri-state condition, regardless of OE.
12.
OE is asynchronous
inactive or when the
and is not sampled with the clock rise. It is masked internally
device is deselected, and DQs = data when OE is active.
during
write
cycles.During
a
read
cycle
DQs
and
DQPX
=
three-state
when
OE
is
13. Table only lists a partial listing of the byte write combinations. Any Combination of BWX is valid. Appropriate write will be done based on which byte write is active.
Document Number: 38-05558 Rev. *P
Page 11 of 34
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet CY7C1370DV25.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CY7C1370DV25 | 18-Mbit (512K x 36/1M x 18) Pipelined SRAM | Cypress Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |