DataSheet39.com

What is CY7C1356C?

This electronic component, produced by the manufacturer "Cypress Semiconductor", performs the same function as "9-Mbit (256K x 36/512K x 18) Pipelined SRAM".


CY7C1356C Datasheet PDF - Cypress Semiconductor

Part Number CY7C1356C
Description 9-Mbit (256K x 36/512K x 18) Pipelined SRAM
Manufacturers Cypress Semiconductor 
Logo Cypress Semiconductor Logo 


There is a preview and CY7C1356C download ( pdf file ) link at the bottom of this page.





Total 30 Pages



Preview 1 page

No Preview Available ! CY7C1356C datasheet, circuit

CY7C1354C
CY7C1356C
9-Mbit (256K × 36/512K × 18)
Pipelined SRAM with NoBL™ Architecture
9-Mbit (256K × 36/512K × 18) Pipelined SRAM with NoBL™ Architecture
Features
Pin-compatible and functionally equivalent to ZBT
Supports 250 MHz bus operations with zero wait states
Available speed grades are 250, 200, and 166 MHz
Internally self-timed output buffer control to eliminate the need
to use asynchronous OE
Fully registered (inputs and outputs) for pipelined operation
Byte write capability
Single 3.3 V power supply (VDD)
3.3 V or 2.5 V I/O power supply (VDDQ)
Fast clock-to-output times
2.8 ns (for 250 MHz device)
Clock enable (CEN) pin to suspend operation
Synchronous self-timed writes
Available in Pb-free 100-pin TQFP package, Pb-free, and non
Pb-free 119-ball BGA package and 165-ball FBGA package
IEEE 1149.1 JTAG-compatible boundary scan
Burst capability – linear or interleaved burst order
“ZZ” sleep mode option and stop clock option
Functional Description
The CY7C1354C/CY7C1356C[1] are 3.3 V,
256K × 36/512K × 18 synchronous pipelined burst SRAMs with
No Bus Latency™ (NoBL™) logic, respectively. They are
designed to support unlimited true back-to-back read/write
operations with no wait states. The CY7C1354C/CY7C1356C
are equipped with the advanced (NoBL) logic required to enable
consecutive read/write operations with data being transferred on
every clock cycle. This feature greatly improves the throughput
of data in systems that require frequent write/read transitions.
The CY7C1354C/CY7C1356C are pin compatible and
functionally equivalent to ZBT devices.
All synchronous inputs pass through input registers controlled by
the rising edge of the clock. All data outputs pass through output
registers controlled by the rising edge of the clock. The clock
input is qualified by the clock enable (CEN) signal, which when
deasserted suspends operation and extends the previous clock
cycle.
Write operations are controlled by the byte write selects
(BWa–BWd for CY7C1354C and BWa–BWb for CY7C1356C)
and a write enable (WE) input. All writes are conducted with
on-chip synchronous self-timed write circuitry.
Three synchronous chip enables (CE1, CE2, CE3) and an
asynchronous output enable (OE) provide for easy bank
selection and output tristate control. To avoid bus contention, the
output drivers are synchronously tristated during the data portion
of a write sequence.
For a complete list of related documentation, click here.
Selection Guide
Maximum access time
Maximum operating current
Maximum CMOS standby current
Description
250 MHz
2.8
250
40
200 MHz
3.2
220
40
166 MHz
3.5
180
40
Unit
ns
mA
mA
Note
1. For best-practices recommendations, refer to the Cypress application note System Design Guidelines on www.cypress.com.
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 38-05538 Rev. *S
• San Jose, CA 95134-1709 • 408-943-2600
Revised November 4, 2016

line_dark_gray
CY7C1356C equivalent
CY7C1354C
CY7C1356C
Pin Configurations (continued)
Figure 2. 119-ball BGA (14 × 22 × 2.4 mm) pinout
CY7C1354C (256K × 36)
1 234
A VDDQ
A
A NC/18M
B NC/576M
C NC/1G
CE2
A
D DQc DQPc
E DQc
F VDDQ
G DQc
H DQc
J VDDQ
K DQd
L DQd
DQc
DQc
DQc
DQc
VDD
DQd
DQd
M VDDQ DQd
N DQd DQd
P
DQd
DQPd
A
A
VSS
VSS
VSS
BWc
VSS
NC
VSS
BWd
VSS
VSS
VSS
ADV/LD
VDD
NC
CE1
OE
A
WE
VDD
CLK
NC
CEN
A1
A0
R NC/144M
A
MODE
T
NC NC/72M
A
VDD
A
U VDDQ TMS TDI TCK
5
A
A
A
VSS
VSS
VSS
BWb
VSS
NC
VSS
BWa
VSS
VSS
VSS
NC
A
TDO
CY7C1356C (512K × 18)
6
A
CE3
A
DQPb
DQb
DQb
DQb
DQb
VDD
DQa
DQa
DQa
DQa
DQPa
A
NC/36M
NC
7
VDDQ
NC
NC
DQb
DQb
VDDQ
DQb
DQb
VDDQ
DQa
DQa
VDDQ
DQa
DQa
NC/288M
ZZ
VDDQ
12
A VDDQ
A
B NC/576M CE2
C NC/1G
A
D DQb
NC
E NC DQb
F VDDQ NC
G NC DQb
H DQb
NC
J VDDQ VDD
K NC DQb
L DQb NC
M VDDQ DQb
N DQb
NC
P NC DQPb
R NC/144M
A
T NC/72M
A
U VDDQ TMS
3
A
A
A
VSS
VSS
VSS
BWb
VSS
NC
VSS
VSS
VSS
VSS
VSS
MODE
A
TDI
4
NC/18M
ADV/LD
VDD
NC
CE1
OE
A
WE
VDD
CLK
NC
CEN
A1
A0
VDD
NC/36M
TCK
5
A
A
A
VSS
VSS
VSS
VSS
VSS
NC
VSS
BWa
VSS
VSS
VSS
NC
A
TDO
6
A
CE3
A
DQPa
NC
DQa
NC
DQa
VDD
NC
DQa
NC
DQa
NC
A
A
NC
7
VDDQ
NC
NC
NC
DQa
VDDQ
DQa
NC
VDDQ
DQa
NC
VDDQ
NC
DQa
NC/288M
ZZ
VDDQ
Document Number: 38-05538 Rev. *S
Page 5 of 36


line_dark_gray

Preview 5 Page


Part Details

On this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for CY7C1356C electronic component.


Information Total 30 Pages
Link URL [ Copy URL to Clipboard ]
Download [ CY7C1356C.PDF Datasheet ]

Share Link :

Electronic Components Distributor


An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists.


SparkFun Electronics Allied Electronics DigiKey Electronics Arrow Electronics
Mouser Electronics Adafruit Newark Chip One Stop


Featured Datasheets

Part NumberDescriptionMFRS
CY7C1356BThe function is 9-Mb (256K x 36/512K x 18) Pipelined SRAM. Cypress SemiconductorCypress Semiconductor
CY7C1356BV25The function is 256K x 36/512K x 18 Pipelined SRAM with NoBL Architecture. Cypress SemiconductorCypress Semiconductor
CY7C1356CThe function is 9-Mbit (256K x 36/512K x 18) Pipelined SRAM. Cypress SemiconductorCypress Semiconductor

Semiconductors commonly used in industry:

1N4148   |   BAW56   |   1N5400   |   NE555   |  

LM324   |   BC327   |   IRF840  |   2N3904   |  



Quick jump to:

CY7C     1N4     2N2     2SA     2SC     74H     BC     HCF     IRF     KA    

LA     LM     MC     NE     ST     STK     TDA     TL     UA    



Privacy Policy   |    Contact Us     |    New    |    Search