CY7C4141KV13 Datasheet PDF - Cypress Semiconductor
Part Number | CY7C4141KV13 | |
Description | 144-Mbit QDR-IV HP SRAM | |
Manufacturers | Cypress Semiconductor | |
Logo | ||
There is a preview and CY7C4141KV13 download ( pdf file ) link at the bottom of this page. Total 30 Pages |
Preview 1 page No Preview Available ! CY7C4121KV13/CY7C4141KV13
144-Mbit QDR™-IV HP SRAM
144-Mbit QDR™-IV HP SRAM
Features
■ 144-Mbit density (8M ×18, 4M ×36)
■ Total Random Transaction Rate [1] of 1334 MT/s
■ Maximum operating frequency of 667 MHz
■ Read latency of 5.0 clock cycles and write latency of 3.0 clock
cycles
■ Two-word burst on all accesses
■ Dual independent bidirectional data ports
❐ Double data rate (DDR) data ports
❐ Supports concurrent read/write transactions on both ports
■ Single address port used to control both data ports
❐ DDR address signaling
■ Single data rate (SDR) control signaling
■ High-speed transceiver logic (HSTL) and stub series
terminated logic (SSTL) compatible signaling (JESD8-16A
compliant)
❐ I/O VDDQ = 1.2 V ± 50 mV or 1.25 V ± 50 mV
■ Pseudo open drain (POD) signaling (JESD8-24 compliant)
❐ I/O VDDQ = 1.1 V ± 50 mV or 1.2 V ± 50 mV
■ Core voltage
❐ VDD = 1.3 V ±40 mV
■ On-die termination (ODT)
❐ Programmable for clock, address/command, and data inputs
■ Internal self-calibration of output impedance through ZQ pin
■ Bus inversion to reduce switching noise and power
❐ Programmable on/off for address and data
■ Address bus parity error protection
■ Training sequence for per-bit deskew
■ On-chip error correction code (ECC) to reduce soft error rate
(SER)
■ JTAG 1149.1 test access port (JESD8-26 compliant)
❐ 1.3-V LVCMOS signaling
■ Available in 361-ball FCBGA Pb-free package (21 × 21 mm)
Selection Guide
Description
Maximum operating frequency
Maximum operating current
Configurations
CY7C4121KV13 – 8M ×18
CY7C4141KV13 – 4M ×36
Functional Description
The QDR™-IV HP (High-Performance) SRAM is a
high-performance memory device that has been optimized to
maximize the number of random transactions per second by the
use of two independent bidirectional data ports.
These ports are equipped with DDR interfaces and designated
as port A and port B respectively. Accesses to these two data
ports are concurrent and completely independent of each other.
Access to each port is through a common address bus running
at DDR. The control signals are running at SDR and determine
if a read or write should be performed.
There are three types of differential clocks:
■ (CK, CK#) for address and command clocking
■ (DKA, DKA#, DKB, DKB#) for data input clocking
■ (QKA, QKA#, QKB, QKB#) for data output clocking
Addresses for port A are latched on the rising edge of the input
clock (CK), and addresses for port B are latched on the falling
edge of the input clock (CK).
The QDR-IV HP SRAM device is offered in a two-word burst
option and is available in ×18 and ×36 bus width configurations.
For a ×18 bus width configuration, there are 22 address bits, and
for a ×36 bus width configuration, there are 21 address bits
respectively.
An on-chip ECC circuitry detects and corrects all single-bit
memory errors, including those induced by soft-error events,
such as cosmic rays and alpha particles. The resulting SER of
these devices is expected to be less than 0.01 FITs/Mb, a
four-order-of-magnitude improvement over previous generation
SRAMs.
For a complete list of related resources, click here.
QDR-IV
1334 (MT/s)
667
×18 2500
×36 3200
QDR-IV
1266 (MT/s)
633
2400
2950
QDR-IV
1200 (MT/s)
600
2300
2700
Unit
MHz
mA
Note
1. Random Transaction Rate (RTR) is defined as the number of fully random memory accesses (reads or writes) that can be performed on the memory. RTR is measured
in million transactions per second.
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 001-79343 Rev. *P
• San Jose, CA 95134-1709 • 408-943-2600
Revised July 29, 2016
|
|
Pin Configurations
CY7C4121KV13/CY7C4141KV13
Figure 1. 361-ball FCBGA Pinout
CY7C4121KV13 (8M ×18)
Document Number: 001-79343 Rev. *P
Page 5 of 45
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for CY7C4141KV13 electronic component. |
Information | Total 30 Pages | |
Link URL | [ Copy URL to Clipboard ] | |
Download | [ CY7C4141KV13.PDF Datasheet ] |
Share Link :
Electronic Components Distributor
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
Part Number | Description | MFRS |
CY7C4141KV13 | The function is 144-Mbit QDR-IV HP SRAM. Cypress Semiconductor | |
Semiconductors commonly used in industry:
1N4148 |  
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
CY7C
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA |