PDF CY7C09159AV Data sheet ( Hoja de datos )

Número de pieza	CY7C09159AV
Descripción	3.3-V 8 K x 9 Synchronous Dual Port Static RAM
Fabricantes	Cypress Semiconductor
Logotipo
Hay una vista previa y un enlace de descarga de CY7C09159AV (archivo pdf) en la parte inferior de esta página. Total 19 Páginas
No Preview Available ! CY7C09169AVTITLE CY7C09159AV 3.3-V 8 K × 9 Synchronous Dual Port Static RAM Features ■ True dual-ported memory cells which allow simultaneous access of the same memory location ■ Flow-through/Pipelined device ❐ 8 K × 9 organization (CY7C09159AV) ■ Three Modes ❐ Flow-through ❐ Pipelined ❐ Burst ■ Pipelined output mode on both ports allows fast 67-MHz operation ■ 0.35-micron complementary metal oxide semiconductor (CMOS) for optimum speed/power ■ High-speed clock to data access 9 ns (max.) Logic Block Diagram ■ 3.3 V Low operating power ❐ Active = 135 mA (typical) ❐ Standby = 10 A (typical) ■ Fully synchronous interface for easier operation ■ Burst counters increment addresses internally ❐ Shorten cycle times ❐ Minimize bus noise ❐ Supported in Flow-through and Pipelined modes ■ Dual chip enables for easy depth expansion ■ Automatic power-down ■ Commercial temperature ranges ■ Available in 100-pin thin quad plastic flatpack (TQFP) ■ Pb-free packages available For a complete list of related documentation, click here. R/WL OEL R/WR OER CE0L CE1L 1 0 0/1 1 CE0R 0 CE1R 0/1 FT/PipeL I/O0LI/O8L 10 0/1 9 A0A12L CLKL ADSL CNTENL CNTRSTL 13 Counter/ Address Register Decode I/O Control I/O Control True Dual-Ported RAM Array 01 0/1 9 FT/PipeR I/O0RI/O8R Counter/ Address Register Decode 13 A0A12R CLKR ADSR CNTENR CNTRSTR Cypress Semiconductor Corporation • 198 Champion Court Document Number: 38-06053 Rev. F • San Jose, CA 95134-1709 • 408-943-2600 Revised November 20, 2014 1 page CY7C09159AV Pin Definitions Left Port A0L–A12L ADSL CE0L,CE1L CLKL CNTENL CNTRSTL I/O0L–I/O8L OEL R/WL FT/PIPEL GND NC VCC Right Port A0R–A12R ADSR CE0R,CE1R CLKR CNTENR CNTRSTR I/O0R–I/O8R OER R/WR FT/PIPER Description Address inputs (A0A12 for 8 K devices). Address strobe input. Used as an address qualifier. This signal should be asserted LOW during normal read or write transactions. Asserting this signal LOW also loads the burst address counter with data present on the I/O pins. Chip enable input. To select either the left or right port, both CE0 AND CE1 must be asserted to their active states (CE0  VIL and CE1 VIH). Clock signal. This input can be free-running or strobed. Maximum clock input rate is fMAX. Counter enable input. Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. CNTEN is disabled if ADS or CNTRST are asserted LOW. Counter reset input. Asserting this signal LOW resets the burst address counter of its respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN. Data bus input/output (I/O0–I/O8 for x9 devices). Output enable input. This signal must be asserted LOW to enable the I/O data pins during read operations. Read/Write enable input. This signal is asserted LOW to write to the dual-port memory array. For read operations, assert this pin HIGH. Flow-through/Pipelined select input. For flow-through mode operation, assert this pin LOW. For pipelined mode operation, assert this pin HIGH. Ground Input. No connect. Power input. Maximum Ratings[2] Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature................................ –65 C to +150C Ambient temperature with power applied . –55 C to +125 C Supply voltage to ground potential ...............–0.5 V to +4.6 V DC voltage applied to outputs in High Z state........................... –0.5 V to VCC+0.5 V DC input voltage .................................... –0.5 V to VCC+0.5 V Output current into outputs (LOW) .............................. 20 mA Static discharge voltage............................................ >2001 V Latch-up current ...................................................... >200 mA Operating Range Range Commercial Ambient Temperature 0 C to +70 C VCC 3.3 V ± 300 mV Note 2. The voltage on any input or I/O pin can not exceed the power pin during power-up Document Number: 38-06053 Rev. F Page 5 of 19 5 Page CY7C09159AV Switching Waveforms (continued) Figure 7. Flow-Through Read-to-Write-to-Read (OE = VIL)[18, 19, 20, 21, 22] tCYC1 tCH1 tCL1 CLK CE0 tSC CE1 R/W tSW ADDRESS DATAIN tSA DATAOUT CLK tHC tSW tHW tHW An tHA tCD1 An+1 tCD1 An+2 An+2 tSD Dn+2 An+3 tHD tCD1 An+4 tCD1 Qn Qn+1 Qn+3 tDC READ tCKHZ NO OPERATION WRITE tCKLZ tDC READ Figure 8. Flow-Through Read-to-Write-to-Read (OE Controlled)[18, 19, 20, 21, 22] tCYC1 tCH1 tCL1 CE0 tSC tHC CE1 R/W tSW ADDRESS DATAIN tSA DATAOUT OE tSW tHW tHW An An+1 An+2 An+3 tHA tCD1 tSD tHD tDC Dn+2 Dn+3 Qn tOHZ READ WRITE An+4 An+5 tOE tCD1 tCKLZ Qn+4 tDC tCD1 READ Notes 18. ADS = VIL, CNTEN and CNTRST = VIH 19. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK. Numbers are for reference only 20. Output state (HIGH, LOW, or High-Impedance) is determined by the previous cycle control signals. 21. CE0 and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. 22. During “No operation,” data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity. Document Number: 38-06053 Rev. *F Page 11 of 19 11 Page

Páginas	Total 19 Páginas
PDF Descargar	[ Datasheet CY7C09159AV.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
CY7C09159AV	3.3-V 8 K x 9 Synchronous Dual Port Static RAM	Cypress Semiconductor

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar