FDC37B787 Datasheet PDF - SMSC Corporation
Part Number | FDC37B787 | |
Description | Super I/O Controller | |
Manufacturers | SMSC Corporation | |
Logo | ||
There is a preview and FDC37B787 download ( pdf file ) link at the bottom of this page. Total 30 Pages |
Preview 1 page No Preview Available ! FDC37B78x
Super I/O Controller with ACPI Support,
Real Time Clock and Consumer IR
FEATURES
5 Volt Operation
PC98/99 and ACPI 1.0 Compliant
Battery Back-up for Wake-Events
ISA Plug-and-Play Compatible Register Set
- 12 IRQ Options
- 15 Serial IRQ Options
- 16 Bit Address Qualification
- Four DMA Options
- 12mA AT Bus Drivers
BIOS Buffer
20 GPI/O Pins
32KHz Standby Clock Output
Soft Power Management
ACPI/PME Support
SCI/SMI Support
- Watchdog timer
- Power Button Override Event
- Either Edge Triggered Interrupts
Intelligent Auto Power Management
- Shadowed Write-only Registers
- Programmable Wake-up Event Interface
8042 Keyboard Controller
- 2K Program ROM
- 256 Bytes Data RAM
- Asynchronous Access to Two Data
Registers and One Status Register
- Supports Interrupt and Polling Access
- 8 Bit Timer/Counter
- Port 92 Support
- Fast Gate A20 and Hardware Keyboard
Reset
Real Time Clock
- Day of Month Alarm, Century Byte
- MC146818 and DS1287 Compatible
- 256 Bytes of Battery Backed CMOS in
Two Banks of 128 Bytes
- 128 Bytes of CMOS RAM Lockable in
4x32 Byte Blocks
- 12 and 24 Hour Time Format
- Binary and BCD Format
- 5μA Standby Battery Current (max)1
2.88MB Super I/O Floppy Disk Controller
- Relocatable to 480 Different Addresses
- Licensed CMOS 765B Floppy Disk
Controller
- Advanced Digital Data Separator
- SMSC's Proprietary 82077AA
Compatible Core
- Sophisticated Power Control Circuitry
(PCC) Including Multiple Powerdown
Modes for Reduced Power
Consumption
- Supports Two Floppy Drives Directly
- Software Write Protect
- FDC on Parallel Port
- Low Power CMOS Design
- Supports Vertical Recording Format
- 16 Byte Data FIFO
- 100% IBM Compatibility
- Detects All Overrun and Underrun
Conditions
- 24mA Drivers and Schmitt Trigger
Inputs
Enhanced FDC Digital Data Separator
- Low Cost Implementation
- No Filter Components Required
- 2 Mbps, 1 Mbps, 500 Kbps, 300 Kbps,
250 Kbps Data Rates
- Programmable Precompensation
Modes
1
|
|
AC TIMING DIAGRAMS .............................................................................................................. 223
CAPACITIVE LOADING ......................................................................................................... 223
IOW Timing Port 92 ................................................................................................................ 224
POWER-UP TIMING................................................................................................................ 225
Button Timing.......................................................................................................................... 226
ROM INTERFACE.................................................................................................................... 227
ISA WRITE ................................................................................................................................ 228
ISA READ.................................................................................................................................. 229
8042 CPU .................................................................................................................................. 231
CLOCK TIMING........................................................................................................................ 232
Burst Transfer DMA Timing ................................................................................................. 235
DISK DRIVE TIMING ............................................................................................................... 237
SERIAL PORT .......................................................................................................................... 238
Parallel Port.............................................................................................................................. 239
EPP 1.9 Data or Address Write Cycle................................................................................ 240
EPP 1.9 Data or Address Read Cycle................................................................................ 242
EPP 1.7 Data Or Address Write Cycle ............................................................................... 244
EPP 1.7 Data or Address Read Cycle................................................................................ 246
ECP PARALLEL PORT TIMING ........................................................................................... 249
Serial Port Infrared Timing................................................................................................... 254
5
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for FDC37B787 electronic component. |
Information | Total 30 Pages | |
Link URL | [ Copy URL to Clipboard ] | |
Download | [ FDC37B787.PDF Datasheet ] |
Share Link :
Electronic Components Distributor
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
Part Number | Description | MFRS |
FDC37B787 | The function is Super I/O Controller. SMSC Corporation | |
FDC37B78X | The function is Super I/O Controller. SMSC Corporation | |
Semiconductors commonly used in industry:
1N4148 |  
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
FDC3
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA |