|
|
PDF GD25Q21B Data sheet ( Hoja de datos )
| Número de pieza | GD25Q21B | |
| Descripción | Uniform Sector Dual and Quad Serial Flash | |
| Fabricantes | GigaDevice | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de GD25Q21B (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
Uniform Sector
Dual and Quad Serial Flash
GD25Q21B
GD25Q21B
DATASHEET
1
1 page  
Uniform Sector
Dual and Quad Serial Flash
GD25Q21B
2. GENERAL DESCRIPTION
The GD25Q21B Serial flash supports the standard Serial Peripheral Interface (SPI), and a high performance
Dual/Quad output as well as Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and
I/O3 (HOLD#). SPI clock frequencies of up to 104MHz are supported allowing equivalent clock rates of 208MHz for Dual
Output & Dual I/O read command, and 416MHz for Quad output & Quad I/O read command.
CONNECTION DIAGRAM
CS# 1
8 VCC
SO
WP#
27
Top View
36
HOLD#
SCLK
VSS 4
5 SI
8–LEAD SOP/TSSOP
CS# 1
SO 2
WP# 3
VSS 4
Top View
8–LEAD USON
8 VCC
7 HOLD#
6 SCLK
5 SI
PIN DESCRIPTION
Pin Name
I/O
CS# I
SO (IO1)
I/O
WP# (IO2)
I/O
VSS
SI (IO0)
I/O
SCLK
I
HOLD# (IO3)
I/O
VCC
Description
Chip Select Input
Data Output (Data Input Output 1)
Write Protect Input (Data Input Output 2)
Ground
Data Input (Data Input Output 0)
Serial Clock Input
Hold Input (Data Input Output 3)
Power Supply
5
5 Page 
Uniform Sector
Dual and Quad Serial Flash
GD25Q21B
6. STATUS REGISTER
S15 S14 S13 S12 S11 S10
SUS
CMP
LB3
LB2
LB1
HPF
S9 S8
QE SRP1
S7 S6 S5 S4 S3 S2 S1 S0
SRP0
BP4
BP3
BP2
BP1
BP0
WEL
WIP
The status and control bits of the Status Register are as follows:
WIP bit.
The Write In Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress.
When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0,
means the device is not in program/erase/write status register progress.
WEL bit.
The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal
Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or
Erase command is accepted.
BP4, BP3, BP2, BP1, BP0 bits.
The Block Protect (BP4, BP3, BP2, BP1, BP0) bits are non-volatile (Default Value is 0). They define the size of the
area to be software protected against Program and Erase commands. These bits are written with the Write Status Register
(WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as
defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands.
The Block Protect (BP4, BP3, BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not
been set. The Chip Erase (CE) command is executed, if the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to “None
protected”.
SRP1, SRP0 bits.
The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP
bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time
programmable protection.
SRP1 SRP0 #WP
00X
010
011
10X
1
NOTE:
1
X
Status Register
Software Protected
Hardware Protected
Hardware Unprotected
Power Supply Lock-Down(1)
One Time Program(2)
Description
WP# pin has no control. The Status Register can be written to
after a Write Enable command, WEL=1.(Default)
When WP# pin is low the Status Register locked and can not
be written to.
When WP# pin is high the Status Register is unlocked and
can be written to after a Write Enable command, WEL=1.
Status Register is protected and can not be written to again
until the next Power-Down, Power-Up cycle.
Status Register is permanently protected and can not be
written to.
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet GD25Q21B.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| GD25Q21B | Uniform Sector Dual and Quad Serial Flash |  ELM |
| GD25Q21B | Uniform Sector Dual and Quad Serial Flash | GigaDevice |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |