|
|
PDF AD9531 Data sheet ( Hoja de datos )
| Número de pieza | AD9531 | |
| Descripción | 3-Channel Clock Generator | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AD9531 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
Data Sheet
3-Channel Clock Generator, 24 Outputs
AD9531
FEATURES
3 fully integrated PLL/VCO cores (PLL1, PLL2, and PLL3)
Jitter performance: 0.462 ps rms typical
PLL1, fractional-N mode, 12 kHz to 20 MHz bandwidth
Loss of reference and lock detection for each PLL
Pin-configurable common frequency translations
Automatic synchronization of all outputs on power-up
Manual output synchronization capability
Package available in an 88-lead LFCSP
PLL1 details
Fractional-N/integer-N modes
Optional external VCXO
Fixed delay mode for constant static phase offset
2 reference clock inputs
Input format: differential/single-ended
Frequency range: 9.5 MHz to 260 MHz
Reference switching: manual/automatic
10 ultralow jitter HSTL/CMOS outputs up to 400 MHz
PLL2 details
Integer-N mode (1 reference clock input)
Input format: differential/single-ended/crystal1
Frequency range: 9.5 MHz to 250 MHz
12 HSTL/CMOS outputs up to 400 MHz
PLL3 details
Integer-N mode (1 reference clock input)
Frequency range: 9.5 MHz to 100 MHz
Input format: differential/crystal (supports a 25 MHz to
50 MHz AT-cut quartz crystal resonator)
2 HSTL/LVDS/CMOS outputs to 400 MHz/150 MHz
(differential/CMOS)
APPLICATIONS
Radio equipment controller clocking
Low jitter/phase noise clock generation and distribution
Clock generation and translation for SONET, 10GE, 10G FC,
and other 10 Gbps protocols
40 Gbps/100 Gbps networking line cards, including SONET,
synchronous ethernet, OTU2/3/4
Forward error correction (G.710)
High performance wireless transceivers
ATE and high performance instrumentation
Broadband infrastructures
Ethernet line cards, switches, and routers
SATA and PCI-express
GENERAL DESCRIPTION
The AD9531 provides a multioutput clock generator function
and three on-chip phase-locked loop (PLL) cores with SPI
programmable output frequencies and formats.
PLL1 provides two reference inputs and 10 outputs and includes
four user selectable loop configurations. The PLL has a fully
integrated loop filter requiring only a single external capacitor
(or a series RC network). PLL1 provides a wide range of output
frequencies up to 400 MHz and is capable of operating with an
external voltage controlled crystal oscillator (VCXO) and loop
filter, instead of the integrated voltage controlled oscillator
(VCO) and loop filter.
PLL2 is an integer-N PLL providing a single reference input and
12 outputs. PLL2 synthesizes output frequencies up to 400 MHz
from the REF2_x source and synchronizes the output clocks to
the input reference.
PLL3 provides a single reference input and two outputs. PLL3
synthesizes output frequencies up to 400 MHz from the REF3_x
source and synchronizes the output clocks to input reference.
The AD9531 is available in an 88-lead LFCSP and is specified
over the −40°C to +85°C operating temperature range.
Throughout this data sheet, multifunction pins, such as
LOR/M4, are referred to either by the entire pin name or by a
single function of the pin (for example, LOR, when only that
function is relevant). In other cases, the text and figures of this
data sheet contain references to a channel rather than a pin. For
example, REF_A refers to the REF_A channel rather than the
REF_AP and REF_AN pins. Likewise, OUT3_1 refers to
Channel 1 of PLL3 rather than the OUT3_1P and OUT3_1N pins.
Additionally, an abbreviated notation for a pin pair replaces an
explicit reference to a each pin (for example, REF_Ax signifies
the REF_AN and REF_AP pins.).
Rev. 0
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
©2016 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
1 page  
Data Sheet
AD9531
SPECIFICATIONS
Typical values are given for 3.3 V supplies at 3.3 V ± 5% and 1.8 V supplies at 1.8 V ± 5%; TA = 25°C. Minimum and maximum values apply over
the full variation of supply voltage and TA (−40°C to +85°C) as listed in Table 1, unless otherwise specified.
CONDITIONS
Table 1.
Parameter
SUPPLY VOLTAGE
3 V Supply Pins
1.8 V Supply Pins
TEMPERATURE RANGE, TA
Min Typ Max Unit Test Conditions/Comments
3.3
1.8
−40 +25 +85
V
V
°C
3.3 V ± 5%
1.8 V ± 5%
SUPPLY CURRENT
Table 2.
Parameter
SUPPLY CURRENT
Case 1
1.8 V Supply
PLL1 Pins
PLL2 Pins
PLL3 Pins
DVDD
3.3 V Supply
PLL1 Pins
PLL2 Pins
PLL3 Pins
Case 2
1.8 V Supply
PLL1 Pins
PLL2 Pins
PLL3 Pins
DVDD
3.3 V Supply
PLL1 Pins
PLL2 Pins
PLL3 Pins
Case 3
1.8 V Supply
PLL1 Pins
PLL2 Pins
PLL3 Pins
DVDD Pin
3.3 V Supply
PLL1 Pins
PLL2 Pins
PLL3 Pins
Min Typ Max Unit Test Conditions/Comments
PLL1: off; PLL2: off; PLL3: off
6 mA
19 mA
1.5 mA
3 mA
3.2 mA
1.3 mA
0.1 mA
PLL1: differential input at 122.88 MHz, HSTL output at 122.88 MHz,
all outputs active, internal VCO; PLL2: off; PLL3: off
270 mA
19 mA
1.5 mA
0.3 mA
34 mA
1.3 mA
0.1 mA
PLL1: off; PLL2: 3.3 V, CMOS input at 50 MHz, HSTL output at
156.25 MHz, all outputs active; PLL3: off
6 mA
280 mA
1.5 mA
0.3 mA
3.2 mA
22 mA
0.1 mA
Rev. 0 | Page 5 of 88
5 Page 
Data Sheet
PLL1, Fixed Delay Mode
Table 11.
Parameter
RELATIVE INPUT/OUTPUT DELAY
External VCXO
Group 1A Feedback
Differential Reference
3.3 V CMOS Reference
2.5 V CMOS Reference
Group 1B Feedback
Differential Reference
3.3 V CMOS Reference
2.5 V CMOS Reference
Group 1C Feedback
Differential Reference
3.3 V CMOS Reference
2.5 V CMOS Reference
Internal VCO
Group 1A Feedback
Differential Reference
3.3 V CMOS Reference
2.5 V CMOS Reference
Group 1B Feedback
Differential Reference
3.3 V CMOS Reference
2.5 V CMOS Reference
Group 1C Feedback
Differential Reference
3.3 V CMOS Reference
2.5 V CMOS Reference
AD9531
Min Typ Max Unit
1.60 2.45 ns
0.82 1.48 ns
0.64 1.37 ns
1.56 2.38 ns
0.76 1.41 ns
0.64 1.31 ns
1.79 2.60 ns
0.94 1.58 ns
0.84 1.41 ns
1.09 2.23 ns
0.36 1.64 ns
0.27 1.51 ns
1.01 2.16 ns
0.28 1.57 ns
0.20 1.43 ns
1.14 2.32 ns
0.44 1.70 ns
0.37 1.56 ns
Test Conditions/Comments
fVCXO = 122.88 MHz, fR = 15.36 MHz, fOUT = 15.36 MHz
From REF1_A/REF1_B to any Group 1A output
From REF1_A/REF1_B to any Group 1B output
From REF1_A/REF1_B to any Group 1C output
fR = 122.88 MHz, fOUT = 122.88 MHz
From REF1_A/REF1_B to any Group 1A output
From REF1_A/REF1_B to any Group 1B output
From REF1_A/REF1_B to any Group 1C output
PLL1 Internal VCO
Table 12.
Parameter
INTERNAL VCO
Frequency Range
Gain
Min
3500
Typ
3686
53
Max
3900
Unit
MHz
MHz/V
Test Conditions/Comments
PLL1 PFD and Charge Pump
Table 13.
Parameter
MAXIMUM PFD FREQUENCY
1.8 V Charge Pump (Internal VCO)
Integer Mode
Fractional Mode
3.3 V Charge Pump (for External VCXO)
Min
Typ
Max Unit
Test Conditions/Comments
260 MHz
60 MHz
40 MHz
Rev. 0 | Page 11 of 88
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet AD9531.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AD9530 | Low Jitter Clock Generator | Analog Devices |
| AD9531 | 3-Channel Clock Generator | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |